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Abstract
This thesis concerns discrete-time (DT) bandpass (BP) ∆Σ modulators targeted for in-
termediate frequency (IF) analog-to-digital (A/D) conversion in radio receivers. The
receiver architecture adopted has to be capable of operating with different radio fre-
quencies, channel bandwidths, and modulation techniques. This is necessary in order
to achieve an extensive operating area and the possibility of utilizing a local mobile
phone standard or a standard suitable for a specific service. The digital IF receiver is
a good choice for a multi-mode and multi-band mobile phone receiver, because the
signal demodulation and channel filtering are performed in the digital domain. This
increases the flexibility of the receiver and relieves the design of the baseband part,
but an A/D conversion with high dynamic range and low power dissipation is required.
BP ∆Σ modulators are capable of converting a high-frequency narrow band signal and
are therefore suitable for signal digitization in an IF receiver.
First, the theory of BP ∆Σ modulators is introduced. It has been determined that
resonators are the most critical circuit blocks in the implementation of a high perfor-
mance BP ∆Σ modulator. Different DT resonator topologies are studied and a double-
delay (DD) resonator is found to be the best candidate for a high quality resonator. A
new DD switched-capacitor (SC) resonator structure has been designed. Furthermore,
two evolution versions of the designed SC resonator are presented and their nonideal-
ities are analyzed. The three designed DD SC resonator structures are a main point of
the thesis, together with the experimental results.
Five different DT BP ∆Σ modulator circuit structures have been implemented and
measured. All three of the designed SC resonators are used in the implemented cir-
cuits. The experimental work consists of both single-bit and multi-bit structures,
as well as both single-loop and cascade architectures. The circuits have been im-
plemented with a 0.35µm (Bi)CMOS technology and operate with a 3.0V supply.
The measured maximum signal-to-noise-and-distortion ratios (SNDRs) are 78dB over
270kHz (GSM), 75dB over 1.25MHz (IS-95), 69dB over 1.762MHz (DECT), and
ii
48dB over 3.84MHz (WCDMA) bandwidths using a 60MHz IF signal.
Keywords: analog integrated circuits, analog-digital conversion, bandpass
delta-sigma modulation, CMOS, discrete-time systems, double-sampling, IF
systems, radio receivers, sampled data circuits, subsampling, switched-capacitor
circuits, resonators
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Chapter 1
Introduction
Different wireless applications have been a driving force in the development of inte-
grated circuit technologies and vice versa. The demands for small size, low power,
and low price require a high level of integration. At the same time, the increased use
of digital signal processing makes possible the use of more effective modulation tech-
niques and narrower channel spacings. Due to the lack of suitable radio spectra, this
is a necessary development in the growing area of mobile communications.
The physical size of radio receiver electronics is no longer significant in contem-
porary cellular phones. Instead, the sizes of batteries and displays are the limiting
factors. Battery technology has evolved considerably, but further development work
is still needed. The size of displays cannot be decreased without reducing visual clar-
ity. In fact, at the moment there is a need to increase the size of displays and to
improve their quality in order to meet the requirements for displaying a moving video.
The further development of the receiver part can decrease the power consumption and
in that way smaller batteries can be utilized or, alternatively, the charging interval can
be pro-longed. Increasing the integration level reduces the price of the receiver part
because this renders some of the passive components unnecessary and consequently
reduces component and assembly costs.
The various existing 2G mobile phone standards in different countries and the new
3G standards call for multi-mode mobile phones. The implementation of multi-mode
functionality requires new architectural and circuit level features in radio receivers.
The receiver architectures that are currently used are not well suited to multi-mode
mobile phones because most of the analog circuitry has to be doubled. Low-frequency
operations, such as the second mixing and channel filtering, can be performed more
efficiently in the digital domain, utilizing so-called digital IF receiver architecture
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[1]. The increased use of digital signal processing affords more flexibility for the
implementation of multi-mode functionality. The size of the digital part of the receiver
is also directly affected by technological developments, unlike the analog parts. This
will lead to a decrease in the physical size and power dissipation of radio receivers in
future. The architecture requires analog-to-digital conversion from a high frequency,
which yields to stringent dynamic range requirements. The bandpass ∆Σ modulator
appears to be a suitable architecture for this purpose but the circuits that have been
reported do not have an adequate performance. In this book, BP ∆Σ modulators for
the digital IF receiver architecture are studied and new circuits implemented.
1.1 Digital Wireless Systems for Mobile Communica-
tion
The first mobile phones were based on several analog technologies, such as NMT in
the Nordic countries and AMPS in the USA. There was a lack of suitable radio fre-
quencies when the number of users increased. Second generation mobile phones are
based on digital modulation schemes and employ radio frequencies more effectively.
Furthermore, voice quality has been improved considerably, as has security. Different
industrial and political interests have led to several 2G cellular systems (Table 1.1).
In Europe the GSM standard was adopted and nowadays it is the most widely used
2G system. However, in the USA the 2G TDMA systems, IS-54 and later IS-136,
were designed to utilize the same spectrum as the analog AMPS technology. On the
other hand, after IS-54 the higher-capacity CDMA-based technology (IS-95) was de-
veloped. The PDC system was developed in Japan, where it is widely used, but it
has not spread elsewhere. Several different systems and spectra prevent the use of
the same basic mobile phone everywhere. Even effective utilization of the GSM net-
works in Europe and the USA requires tri-band or quad-band mobile phones, but a real
2G universal mobile phone should operate at least in GSM, IS-95, and PDC systems
with a multi-band capability. Tri-band GSM cellular phones are available, but real 2G
multi-mode mobile phones have not been offered.
There has been a great effort to develop a 3G standard which would make possible
a real universal mobile phone. The final solution includes cdma2000 and WCDMA
technologies with a channel bit rate of 3.84 Mchip/s, using QPSK modulation. At
least in Europe and Japan, the system will operate on radio frequencies around 2-
gigahertz (downlink 2110-2170 MHz, uplink 1920-1980 MHz) with a 5 MHz channel
spacing. Furthermore, backward compatibility with the 2G systems, GSM and IS-
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Table 1.1 The 2G digital cellular systems [2] [3].
System GSM IS-95 IS-54/136 PDC
Region Europe1, USA1, Japan2, USA Japan
USA2, Asia Korea3
Downlink 869-8942 832-8462 869-894 810-826
Frequency 925-9601 869-8941 1930-1990 1429-1453
[MHz] 1805-18801 1840-18703
1930-19902 1930-19901
Uplink 824-8492 887-9012 824-849 940-956
Frequency 890-9151 824-8491 1850-1910 1477-1501
[MHz] 1710-17851 1750-17803
1850-19102 1850-19101
Multiple access TDMA/ CDMA/ TDMA/ TDMA/
FDMA FDMA FDMA FDMA
Channel spacing 200 kHz 1250 kHz 30 kHz 25 kHz
Users per channel 8 - 3 3
Duplex method FDD FDD FDD FDD
Modulation GMSK, BT=0.3 BPSK pi/4-DQPSK pi/4-DQPSK
(∗) GSM EDGE) 3pi/8 8-PSK∗) QPSK/OQPSK (α = 0.35) (α = 0.5)
Channel bit rate 270.833 kb/s 1.2288 Mchip/s 48.6 kb/s 42 kb/s
812.5 kb/s∗)
Speech bit rate 13 kb/s -9.6 kb/s 8 kb/s 6.7 kb/s
95, is a target. The 3G will make possible new types of services, such as real video
and Internet access, which will be usable with the GSM EDGE (2.5G) as well. The
spreading and mushrooming of the new standard depends on the desire of customers
to adopt the new services offered by operators. Naturally, the price of services and
terminals affects the behavior of end users.
There is a growing demand for real multi-mode mobile phones which will operate
in existing 2G networks and in the new 3G networks. It seems that at least rural
areas will be covered by the 2G network in the near future, because of the existing
infrastructure, and it is reasonable to utilize the capacity of the 2G network for speech
services. Furthermore, customers travel more and more between different countries
and continents and thus they will require their mobile phones to operate everywhere.
1.2 Receiver Architectures
There are a few receiver architectures suitable for mobile phone receivers. RF signal
down-conversion can either be performed in one phase or a couple of down-conversion
stages can be utilized. One difference is in the placing of the quadrature mixers re-
4 Introduction
quired for demodulation and the partitioning of the signal filtering in the receiver path.
The signal digitization can be performed at the baseband frequencies or with higher
IF, before or after the demodulation stage. Direct RF digitization would be attractive,
but it is not feasible with contemporary technology. At the present the development
trend is to increase the integration level of the receiver and to minimize the expensive
external passive components, usually selective BP filters. On the other hand, a tar-
get that exists is to move the analog-digital boundary to higher frequencies so as to
increase the flexibility of the receiver. A final target is often referred to as software-
defined radio (SDR), in which the desired radio system(s) can even be programmed
afterwards. Signal digitization at higher frequencies is one way ahead, but the total
power dissipation of DSP and ADC has to be carefully considered before the transi-
tion.
1.2.1 Superheterodyne Receiver
The superheterodyne receiver is a traditional receiver architecture, and the one most
often used. The heterodyne receiver is depicted in Figure 1.1. The large dynamic
range is achieved using mediocre mixers and amplifiers. However, passive filters and
amplifiers with an automatic gain control are required. As there are several external
passive components, the architecture is not suitable for full integration [4].
At first, the RF band is selected and the out-off band signals are attenuated using a
passive band selection filter. The signal is amplified by means of a low-noise amplifier
and the image signal is filtered with a passive bandpass filter. Then the signal is mixed
to the first fixed intermediate frequency and the desired channel is selected by means
of a passive filter. Before a quadrature down-conversion, the signal is again amplified,
usually with variable gain. The channel selection is finalized with analog baseband fil-
ters and the signal is converted to the digital domain. The trade-off between sensitivity
and selectivity can be improved using two or more IFs, with the added expense of ex-
tra mixer stages and extra passive image filters. Multi-mode implementation of the
superheterodyne receiver would require separate analog baseband channel selection
filters for different modes, in addition to a low integration level.
1.2.2 Direct Conversion Receiver
A direct conversion or homodyne receiver [5] is shown in Figure 1.2. The RF band
is selected by an external passive filter and the signal is amplified by an LNA, as in
the superheterodyne architecture. After that, the signal is mixed directly to DC by
a quadrature RF mixer; hence, the rest of the passive filters and mixing stages are
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Figure 1.2 Direct conversion or homodyne receiver architecture.
unnecessary. The channel selection is performed by analog baseband filters before the
AD conversion.
There are several problems in the implementation of the direct conversion receiver,
such as DC offset, local oscillator leakage, I/Q mismatch, even-order distortion, and
flicker noise. However, there are many techniques to overcome these shortcomings
and the architecture is already in use. The separate analog baseband filters are required
to implement the multi-mode functionality, as in the superheterodyne receiver. The
considerably higher integration level, as compared to the superheterodyne receiver, is
the driving force in the development and utilization of the direct conversion receiver.
1.2.3 Low-IF Receiver
The RF front-end of the low-IF receiver [6] is similar to the direct conversion in Figure
1.2. A difference is that the RF signal is down-converted using quadrature RF down-
conversion to an IF of around a few hundred kilo-hertz, instead of the DC frequency,
and hence DC problems are avoided. The IF BB LP filters are replaced with complex
BP filters or with real filters, but then four mixers are needed at the final stage for
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image rejection. It is possible to integrate these filters, because of the low IF, and the
advantages of the direct conversion are maintained, but a higher-performance ADC is
usually needed to meet the image rejection requirements. After AD conversion the
signal is digitally down-converted to DC before digital filtering.
1.2.4 Wide-Band IF Receiver
In a wide-band IF receiver architecture [7] [8], signal down-conversion is performed
in multiple phases, as in the superheterodyne receiver, but the discrete image and IF
filters are avoided. The wide signal band is first down-converted to the fixed IF fre-
quency, using a quadrature RF mixer, and, after that, the high-frequency components
are filtered using a simple LP filter. Due to a higher IF, when compared to a low
IF receiver, the image band is more attenuated at the preselection filter. The second
mixer stage is tunable to perform the channel selection and furthermore it is a quadra-
ture type to accomplish the image rejection. The channel filtering is performed at the
baseband and a VGA may be required before AD conversion.
1.2.5 Digital IF Receiver
In the dual IF heterodyne receiver architecture, low-frequency operations, such as
the quadrature mixing and channel filtering, can be performed more efficiently in the
digital domain [1] [9]. The so-called digital IF receiver or IF sampling receiver is
depicted in Figure 1.4. The digital quadrature mixer eliminates the I/Q mismatch
problems of the last mixer stage. Furthermore, the digital filtering makes possible
greater flexibility, which is a preferred property in multi-mode mobile phones.
The front end of the receiver is similar to the heterodyne receiver. After the passive
channel filter, the signal is digitized to the second digital IF. The rest of the signal
processing is completely digital. In a conventional superheterodyne radio receiver
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an image filter is required after the LNA. However, if the down-conversion mixer
is an image reject type, this filter can be avoided, leaving mode-dependent filtering
only to RF pre-select and DSP. Digital IF architecture has not been used in portable
devices because of the limitations of ADC performance. The linearity and dynamic
range requirements for the ADC are very stringent as a result of possible large adjacent
interferers. The variations in signal level resulting from path loss and multipath fading
also increase the dynamic range requirements [1].
1.3 Research Contribution and Publications
The material contained in the journal articles [L1] [L2] [L3] is included in this book
and the contents are further presented in the publications [S1]- [S7]. The author bears
the main responsibility for the publications but Dr. Saska Lindfors participated in the
writing of the manuscripts and Prof. Kari Halonen gave valuable advice.
The basis for the work is the switched-capacitor resonator structures that were
designed. At the beginning of the project Dr. Lindfors made clear the main imperfec-
tions and problems of earlier published SC resonators. In order to remove the main
limitations a new SC resonator structure was designed by the author and Dr. Lindfors
in co-operation [S1]. The author has designed two improved versions of the origi-
nal circuit, which significantly reduce power dissipation when compared to the first
version [S1] [S3].
The first implemented BP ∆Σ modulator utilizes the original SC resonator struc-
ture [L1]. The author has performed all the design work and measurements. The
second circuit implementation is based on the further improved SC resonator struc-
ture [S5]. The author has carried out the design work and measurements of the imple-
mented BP ∆Σ modulator but the internal A/D converter used is based on other work
performed by Tuomas Hollman. This circuit and an 8th-order cascaded BP ∆Σ modu-
lator designed by the author [S6] are presented in more detail in the paper [L3]. Jere
Järvinen participated in the testing of the circuit. The paper [L2] includes a theoretical
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study of discrete-time resonators and an analysis of the proposed SC resonator [S3].
A multi-bit BP ∆Σ modulator merged with an analog DT BP decimation filter [S7] has
been implemented using the double-sampling version of the designed SC resonator.
The circuit measurements are presented in this book.
1.4 Organization of the Thesis
The book is divided into seven chapters. Chapter 1 has been an introduction to the
work, including an overview of digital wireless systems for mobile communications
and a short summary of the most important receiver architectures. Chapter 2 intro-
duces the basic theory of BP ∆Σ modulators, including the principle of quantization
noise shaping and different architectures of BP ∆Σ modulators. Furthermore, different
nonidealities on the BP ∆Σ modulator level are adduced and the most important design
aspects are introduced.
In Chapter 3 a BP ∆Σ modulator is studied as a part of the digital radio receiver.
Subsampling, noise, and clock jitter theory are considered. Furthermore, the principle
of the DT BP decimation sampler is presented. The structure is utilized in the last
circuit implementation.
Chapter 4 concerns resonators and their implementation with the SC technique.
First, the theory and different topologies of discrete-time resonators are studied. After
that, the SC implementations of the double-delay resonator published earlier are in-
troduced. Next, the three designed SC resonator versions are presented and compared
to the earlier structures. At the end, different nonidealities are analyzed.
Chapter 5 includes four implemented prototype chips. The measurement results
of five different BP ∆Σ modulator circuit structures are presented.
In Chapter 6 the most widely-published monolithic BP ∆Σ modulators and their
performances are listed in tables. The circuits presented in this book have been de-
signed for IF digitization and, in order to achieve a comprehensive comparison to
earlier work, some published LP ∆Σ modulators used for the same purpose are briefly
introduced. At the end the measured circuits are compared to the published circuits.
Chapter 7 concludes the thesis.
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Chapter 2
BP ∆Σ Modulators
The exploitation of digital signal processing is increasing all the time. Its benefits are
flexibility and insensitivity to nonidealities. However, information is usually trans-
ferred, collected, and/or used in analog form. Therefore high-performance A/D and
D/A converters are the basis for the generation. The imperfections of analog circuitry
and different noise sources limit the achievable conversion resolution and dynamic
range. Technology scaling does not improve the situation and the demand for lower
supply voltages actually makes the designing more difficult and calls for new analog
circuit structures.
Flash AD converters are the fastest ADC topology and are suitable for a low reso-
lution (below 6 bits). For example, interpolation can be used to increase the resolution
to 10 bits with a lower conversion rate. The pipeline topology has a long latency time
but it can achieve as much as a 15-bit resolution utilizing calibration techniques. In
the pipeline structure the resolution is traded against conversion time. In ∆Σ modula-
tors, instead of this, the resolution is traded against the sampling frequency vs. signal
band ratio or oversampling ratio (OSR). The quantization noise spectrum is shaped by
the feedback loop and the internal quantization can be very coarse (often 1b), which
makes high-performance ∆Σ modulators more insensitive to analog circuit nonideal-
ities than their traditional Nyquist rate ADC counterparts. The achieved resolution
can be over 14 bits in a narrow signal band, but ∆Σ modulators are not suitable for
the high-resolution AD conversion of wide-band signals because of the high OSR
required.
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Figure 2.1 A/D conversion by Nyquist rate ADC or ∆ΣM.
2.1 Basic Theory
The system level differences between the Nyquist rate A/D converter and ∆Σ modula-
tor are shown in Figure 2.1. The traditional ADC requires a high-performance analog
LP filter before the signal sampling occurs. In the case of ∆Σ modulators a loose
LP filter, for example an RC loop, is usually adequate, because of the higher sam-
pling rate. The ∆ΣM is quite a simple circuit structure and, compared to Nyquist rate
converters, is insensitive to analog circuit nonidealities, despite the higher clock rate.
However, the required digital filter and decimation stage have to be considered in the
total power budget when the A/D topology is selected.
2.1.1 Quantization
If the quantization step of the ADC is ∆ and the quantization error is evenly distributed
in the range ±∆/2, we obtain the quantization noise power as
e2rms =
1
∆
∫ ∆/2
−∆/2
e2 de = ∆
2
12
. (2.1)
Due to the sampling, the quantization noise power folds in the frequency range [0, fs/2].
By the assumption of a white quantization noise, we may write the quantization noise
density as
Nq =
2
fs · e
2
rms. (2.2)
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If the desired signal band ( fBW = f2− f1) is ideally filtered by a digital filter (Hd) the
in-band noise power is
n20 =
∫ f2
f1
|Hd( f )|2 Nq d f = e
2
rms
fs 2 fBW =
e2rms
OSR
, (2.3)
where the oversampling ratio (OSR) is defined as
OSR = fs
2 fBW =
fs
fNyq . (2.4)
We see that by doubling the sampling frequency the quantization noise power can be
reduced by 3dB or that the resolution is improved by half a bit. This is valid for all
ADCs but further noise reduction is possible by quantization noise shaping, which is
utilized in ∆Σ modulators.
2.1.2 Noise Shaping
The efficiency of the oversampling can be improved by the ∆Σ modulator, in which
the feedback signal is used to shape the quantization noise spectrum. In LP ∆ΣMs
(Figure 2.2) the basic building blocks are an integrator and an A/D and D/A converter.
By linearizing the loop the output signal may be written in the z-domain as
YLP(z) = z−1X(z)+(1− z−1)E(z). (2.5)
We see that the noise transfer function (NTF) has a zero at the DC frequency and
hence the quantization noise is high-pass filtered. The signal transfer function (STF)
causes only one clock period delay between input and output.
The zeros of the NTF can also be designed to a non-zero frequency [1]. This can
be done by replacing the integrators in the LP ∆ΣM by resonators, which is equivalent
to the z−1 →−z−2 transformation. This leads to the BP ∆ΣM structure (Figure 2.3)
and we obtain
YBP(z) = z−2X(z)+(1 + z−2)E(z). (2.6)
Now the NTF has zeros at the frequencies ± fs/4 instead of the DC frequency and the
quantization noise is shaped away from the frequencies around fs/4. The differences
between LP and BP ∆ΣMs are further clarified in Figures 2.4 and 2.5.
A more effective quantization noise shaping can be achieved by increasing the
order of the loop filter or adding resonators to the loop. It can be shown (Appendix A)
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Figure 2.2 LP ∆Σ quantizer and its discrete-time equivalent model.
that the in-band noise power of a 2N-order fs/4 BP ∆Σ modulator is
n20 ≈
pi2N
2N + 1
e2rms
OSR(2N+1)
. (2.7)
If the OSR is doubled the in-band quantization noise power of 2nd-, 4th-, 6th- and 8th-
order BP ∆ΣMs can be reduced by 9dB, 15dB, 21dB, and 27dB, respectively. This is
a significant improvement compared to Equation (2.3) and it enables the use of a low
resolution internal quantizer (even 1-bit) in the loop if the OSR is high enough.
The LP ∆ΣMs and their properties are well-known and therefore the easiest way
to design BP ∆ΣMs is to select a suitable LP ∆ΣM prototype and perform the LP-
to-BP transformation. The earlier mentioned z−1→−z−2 transformation is attractive
because the properties of the LP prototype, such as stability and dynamics, are pre-
served. The disadvantage is that the notch of the NTF is fixed at the ± fs/4. The
general discrete-time LP-to-BP transformation is
z→−z z + a
az + 1
, −1< a< 1 (2.8)
and it enables full control of the notch frequency through the parameter a. However,
the dynamic properties of the LP prototype are not preserved [2]. The third possibility
is to use a filter optimizer to design a suitable NTF for the specific purpose.
The LP-to-BP transformation doubles the order of the loop filter and hence, in
principle, the number of required active components is also duplicated. However,
for example in a radio receiver, one BP ∆ΣM replaces two LP ∆ΣMs and no extra
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Figure 2.3 BP ∆Σ quantizer and its discrete-time equivalent model.
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Figure 2.4 Poles and signal band locations in LP and BP ∆Σ modulators.
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Figure 2.5 The principle of quantization noise shaping in ∆Σ modulators.
active components are needed. Actually, the BP ∆ΣM can be used to reduce active
components by using the resonator structures presented later in this book.
2.1.3 Discrete-Time vs. Continuous-Time
∆Σ modulators can be designed as discrete-time (DT) or continuous-time (CT) circuits
(Figure 2.6). With DT circuits an S/H stage is required at the input of the ∆ΣM to
convert a continuous-time analog signal to a discrete-time signal. This block can limit
the linearity and noise floor of the whole ∆ΣM and, furthermore, an anti-alias filter
is needed prior to the sampler. With CT circuits the sampling occurs only in the
ADC and possible sampling errors are attenuated by the loop. The loop filter also
operates as an anti-alias filter and therefore the analog pre-filter may be eliminated.
The power dissipation of CT ∆ΣMs is usually lower than that of DT SC circuits and
they are suitable for high-speed and low-power applications. However, the linearity
requirements are harder to achieve, for example with the RC or gmC techniques, than
with the SC technique.
Despite the many advantages of the CT design, DT ∆ΣMs are considered in this
book. The main reason is clock jitter, which is a serious problem in the DAC of CT
∆ΣMs because the discrete-time feedback signal is added to the high-speed continuous-
time analog signal [3]. Time uncertainty in the feedback raises the noise floor at the
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Figure 2.6 A model for DT and CT ∆Σ modulators.
notch frequency and the effect can be reduced a little by using a non-return-to-zero
(NRZ) DAC. A time-variant feedback waveform DAC, called an SCR-DAC, is also
proposed in order to reduce the effect of clock jitter [4]. The jitter specifications are
always more stringent in CT designs than in their DT counterparts. With high input
frequencies clock jitter starts to limit the performance of DT ∆ΣMs as well and this
will be a more and more serious problem.
2.1.4 Performance Parameters
The most significant specifications for ∆Σ modulators are the dynamic range, signal-
to-noise-and-distortion ratio, and power dissipation. When different circuits are com-
pared, the speed of ∆ΣM as terms of the input signal frequency and the sampling
frequency has to be considered. Next, the usual performance parameters are intro-
duced.
2.1.4.1 Dynamic Range
The dynamic range (DR) is the ratio between the maximum input signal and the min-
imum input signal level, which is detectable at the output, within a specified band.
Assuming that the quantization noise does not limit the dynamic range, the main noise
sources are the input sampling switch, the DAC switch, and the first amplifier. Com-
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bining these noise sources the dynamic range is given by
DR = 10log10
1
2
Amax
√
OSR√
d kTCs +
1
2 e
2
Op1
 , (2.9)
where Amax is the maximum input signal amplitude, Cs is the sampling capacitor, and
e2Op1 the amplifier input-referred total noise. The term d is 1 if the feedback DAC
capacitor is shared between the sampling capacitors, but if a separate DAC capacitor
is required the switch noise is doubled and hence a term d of 2 has to be used. The
separate DAC capacitor is needed if a single-ended reference voltage is used. From
Equation (2.9) we see that the DR is directly proportional to the input signal amplitude
but proportional to the square root of the sampling capacitor and OSR. Therefore the
input voltage level should be maximized and the size of Cs minimized when the power
dissipation is minimized with a fixed OSR. However, low power supplies reduce the
usable reference voltage range and larger capacitors have to be used, which leads to a
higher current consumption.
The signal-to-noise ratio (SNR) is the ratio between signal power and noise power
within a specified band. The SNR is usually shown as a function of the input signal
level and the measured peak SNR or the achieved maximum SNR is announced. The
DR and SNR should be designed to be thermal noise-limited rather than quantization
noise-limited when low power dissipation is a target.
The signal-to-quantization noise ratio (SQNR) is the ratio between signal power
and quantization noise power within a specified band. The SQNR is a useful figure in
the design phase and for a 2N-order BP ∆ΣM (see Appendix A), we have
SQNRmax ≈ 10log10
(
3
2
(2N + 1)OSR(2N+1)
pi2N
)
+ 6.02 · (B−1), (2.10)
where B is the number of bits in the internal ADC. One should be very cautious about
using Equation (2.10) for high order (N>2) or multi-bit (B>2) ∆ΣMs because the se-
lected circuit structure and different nonidealities affect the achievable SQNR quite
considerably. Therefore system level simulation, with a specific circuit structure, has
to be used to obtain more realistic results.
2.1.4.2 Linearity
The signal-to-noise-and-distortion ratio (SNDR) is the ratio between signal power and
noise and distortion power within a specified band or the ratio between signal power
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and all error power. The SNDR is usually reported in the same way as the SNR.
Spurious-free dynamic range (SFDR) is the ratio between signal power and the
largest in-band spurious/distortion frequency component.
Harmonic distortion (HD) is the ratio between signal power and the specific har-
monic distortion component. The most important is third-order harmonic distortion
(HD3). The total harmonic distortion (THD) is the ratio between signal power and the
sum of total distortion power at harmonic frequencies.
Intermodulation distortion (IMD) is the ratio between signal (tone carrier) power
and the distortion component, which two signal components at different frequencies
cause as a result of circuit non-linearity. The most important is the third-order inter-
modulation distortion (IMD3) component, which will appear at the output at frequen-
cies (2 f1− f2) and (2 f2− f1) when the two input signal tones are at the frequencies
f1 and f2.
Intermodulation intercept point (IP) is the theoretical signal power which would
cause the intermodulation power to be equal to the carrier power. It can be reported
as input-referred IP (IIP) or output-referred IP (OIP), in which the gain of the circuit
has to be considered. The most important is the third-order intermodulation intercept
point (IP3).
Effective number of bits (ENOB), or sometimes only resolution, is the maximum
SNDR expressed as bits ((SNDR-1.76)/6.02). The word “resolution” is sometimes
used to express DR or SNR as bits, which can cause misunderstanding.
2.1.4.3 Speed, Power Dissipation and Area
Both the sampling frequency and OSR have to be known in order to define the real
conversion speed of the ∆Σ modulator which, in the case of Nyquist ADCs, is usually
expressed as the number of samples per second. When different circuits are compared
the input signal frequency has to be taken into account because high linearity is harder
to achieve at high frequencies and clock jitter can start to reduce the circuit dynamic
range.
Power dissipation is a very important issue in battery-operated devices, but be-
cause of heating problems, has to be considered in other applications too. The tech-
nology scaling, together with low power supplies, helps to reduce the power dissipa-
tion of digital circuits, but low power consumption and a low power supply in analog
circuits are challenges that need to be solved.
The circuit area can be an important figure of merits in some applications, but
usually the area of ∆Σ modulators is considered to be small compared to other ADC
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topologies. However, in multi-bit ∆Σ modulators the circuit area can be a significant
issue.
2.1.5 Design Parameters
The basic design parameters of ∆Σ modulators are the oversampling ratio, the order
of the loop filter, and the internal resolution. A higher OSR can be used to increase
SNR until the circuit implementation begins to consume too much power as a result of
the settling requirements of the amplifiers. Ideally, SNR increases quite sharply when
the order of the loop filter is increased. However, the third- and higher-order single-
loop LP ∆Σ modulators, equivalent to the sixth- and higher-order BP ∆Σ modulators,
may be unstable and therefore cascaded architectures are a possible choice in high-
order ∆Σ modulators [5] [6]. Furthermore, SNR can ideally be increased by 6dB by
adding one bit to the quantization. In multi-bit ∆Σ modulators the performance can be
limited by the non-linearity of the DAC and the loading of the amplifiers is a problem,
especially in high-frequency applications [7].
2.2 Architectures
2.2.1 Single-Loop
The multiple feedback (MFB) and the feedforward (FF) topologies shown in Figure
2.7 are the basic single-loop ∆ΣM structures. It is also possible to add local resonator
feedbacks or combine different structures [2]. It is well known that the third- and
higher-order single-loop LP ∆Σ modulators, equivalent to the sixth- and higher-order
BP ∆Σ modulators, may be unstable and therefore, in addition to noise-shaping prop-
erties, stability issues also have to be carefully considered in the design phase.
The NTF of the FF topology can be derived from Figure 2.7 and we obtain, for a
2N order BP ∆ΣM with a center frequency of fs/4
NT FFF(z) =
1
1−∑Ni=1 aiz
−2·i
(1+z−2)i
. (2.11)
Similarly, the STF can be found to be
ST FFF(z) =
∑Ni=1 aiz
−2·i
(1+z−2)i
1−∑Ni=1 aiz
−2·i
(1+z−2)i
. (2.12)
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There are some restrictions in the use of the FF topology. Firstly, the structure is
not suitable for resonator topologies which have only one feedforward delay, because
the free arrangement of delays on analog signal paths is not possible. On the other
hand, the optimized NTF will cause a fixed STF, which will have some out-of-band
gain and hence a prefilter prior to ∆ΣM may be required to prevent overloading due
to the out-of-band signals. It is of course possible to design a flatter STF but then
the quantization noise shaping will be less effective. One drawback is that the analog
output signals of the resonators have to be summed prior to the ADC, for example
using an SC amplifier, which will consume a good deal of power. An advantage
compared to the MFB structure is that only one linear DAC is required, which will
help in multi-bit applications.
If a LP MFB ∆ΣM with one feedforward delay integrators is used as a prototype
we have for the MFB topology (Figure 2.7)
NT FMFB(z) =
1
1−∑Ni=1
(
(−1)(i+1)z−2·i
(1+z−2)i ∏Nj=(N+1−i) a j
) (2.13)
and
ST FMFB(z) =
(
z−1
1+z−2
)N ·∏Nj=1 a j
1−∑Ni=1
(
(−1)(i+1)z−2·i
(1+z−2)i ∏Nj=(N+1−i) a j
) . (2.14)
Feedback delays are different (see Section 5.1.1) if a prototype LP MFB ∆ΣM with a
delay free integrator is used. Now it is possible to use a resonator topology which has
a feedforward delay order of one or two by arranging the delays to the DAC branches.
Hence, single-opamp resonator structures can also be utilized. The NTFs of the FF and
MFB topology are quite similar and can be designed to be identical (Equations (2.11)
and (2.13)). In both cases the designed NTF will also cause a fixed STF. However,
the STF of the MFB topology can have a flat response, unlike in the FF structure. A
disadvantage compared to the FF topology is the linear DACs needed in each feedback
branch. Naturally, the problem is avoided if one-bit feedback is adopted.
2.2.1.1 Stability
In the stability analysis a single-bit ∆Σ modulator is divided into two parts, which are
a linear loop filter and a nonlinear quantizer. The nonlinearity is usually modeled by
a variable gain factor λ and its value can vary between 0 and infinity [8] [9] [10].
In multi-bit ∆Σ modulators the gain over the quantizer has been defined and the λ is
equal to unity if the ADC is not overloaded. Using the notation we may write Equation
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Figure 2.7 Feedforward and multiple feedback BP ∆Σ modulator structures.
(2.13) in the form
NT FMFB(z) =
(1 + z−2)N
(1 + z−2)N−λ∑Ni=1
(
(−1)(i+1)z−2·i(1 + z−2)N−i ∏Nj=(N+1−i) a j
) .
(2.15)
For stability the system poles have to lie inside the unit circle. However, one pole
pair of the BP ∆Σ modulator loop filter can move outside the unit circle and despite the
fact, the loop is said to be stable. The oscillation is tolerated in the loop, because the
temporary instability increases signal swings at the resonator outputs, which decreases
the quantizer gain λ and hence moves the poles inside the unit circle again. If some of
the other pole pairs move outside the unit circle, instability occurs.
For an MFB 4th-order (N=2) BP ∆Σ modulator we have
NT F4MFB(z) =
(1 + z−2)2
1 +(2−λa2)z−2 +(1−λa2(1−a1))z−4 . (2.16)
We see that the gain coefficient of the 2nd resonator (a2) is insignificant in single-
bit ∆Σ modulators because the term appears with the indefinite gain of the quantizer.
Hence, the loop coefficient a1 is the only free design parameter. The pole locations
are plotted in Figure 2.8 with different values of λ and a1. We can see that the second
pole pair stays inside the unit circle if a1 is sufficiently low (below one) and hence the
∆ΣM is stable even if the other pole pair is temporarily outside the unit circle.
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Figure 2.8 The root locus of the 4th-order BP ∆Σ modulator with (a) a1 = 0.5 or (b) a1 = 1.
The ∆Σ modulator is considered to be higher-order if N is 3 or higher. For an MFB
6th-order (N=3) BP ∆Σ modulator we have
NT F6MFB(z) =
(1 + z−2)3
1 +(3−λa3)z−2 +(3−λa3(2−a2))z−4 +(1−λa3(1−a2 + a1a2))z−6 .
(2.17)
An example of the root locus is shown in Figure 2.9. When λ increases the one pole
pair spreads along the real axis outside the unit circle, as was the case with the 4th-
order BP ∆ΣM. This increases signal swings at the quantizer input and the gain λ
decreases. With some values of λ two pole pairs move outside the unit circle and
cause instability. Regardless of the coefficients a1 and a2 the loop cannot tolerate
the instability, because the further lower values of λ keep the poles outside the unit
circle (Figure 2.9). Therefore there is a certain input signal range in which a high-
order single-loop ∆ΣM is stable and hence usable. If the upper limit of the input is
exceeded, the signal swings at the ∆ΣM increase too much and λ decreases outside
the stability range. The usable input signal range relative to the reference voltages is
reduced when the ∆ΣM order is increased, which makes it difficult to design an input
stage which has a noise level below the quantization noise [9].
The possible instability of the higher-order ∆ΣM has to be prevented or at least
detected [2]. This is possible by, for example, limiting the output signal level of the
last resonator (integrator), which keeps λ high enough. Detection is possible from the
input signal level or from the output samples. When the possible instability has been
detected the resonators have to be reset so as to enable stable operation once more.
The quantizer gain λ is fixed to the unity if the internal resolution of the ∆ΣM
is increased (>1bit). Hence a higher-order single-loop multi-bit ∆ΣM is stable as a
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Figure 2.9 The root locus of the 6th-order BP ∆Σ modulator with a1 = 1/3 and a2 = 1 (a3 = 3).
result of proper loop coefficient selection when quantizer overloading is prevented.
However, nonlinearity and the loading of the DACs will generate new problems for
the design.
2.2.1.2 Loop Filter Design
Depending on the architecture selected, a signal transfer function (STF) and noise
transfer function (NTF) can be designed separately or the one can be determined by
the other, as in the structures shown in Figure 2.7. The STF is designed to have a flat
response, at least over the passband, but the out-of-band signals may be attenuated
(Figure 2.10). This would be a preferred property in, for example, radio receivers
where the out-of-band blockers decrease the dynamic range. The NTF is designed to
minimize the in-band quantization noise, but stability issues also have to be consid-
ered. A high SNDR or DR is usually the main target and it is not improved by more
effective noise shaping if the usable input range is decreased by the same amount. The
degree of freedom in the loop filter design can be augmented by increasing the order
of the ∆Σ modulator and by adding local feedback or feedforward paths. However,
the selection of the loop coefficients is always an iterative process and long behavioral
level simulations are required to ensure loop stability.
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2.2.2 Cascaded ∆Σ Modulators
A method for designing higher-order ∆Σ modulators and, at the same time, avoid-
ing instability problems is to use cascaded or MASH ∆ΣM architectures. The fact
that 2nd- and 4th-order BP ∆ΣMs are inherently stable can be exploited by cascading
lower-order stages, as shown in Figures 2.11 and 2.12. In these structures the quan-
tization error of the preceding stage is used as an input signal for the next stage and
after a digital post DSP the output ideally contains only the quantization noise of the
last cascade stage.
The block diagram of a 4-4 cascade ∆ΣM is shown in Figure 2.11, in which the
quantization error of the 1st 4th-order stage is still shaped by the 2nd stage, which
is similar to the first one. Using the terms in Figure 2.11 we can write the transfer
functions of the stages as
V1,2(z) =
a1a2z
−2U1,2(z)+(1 + z−2)2E1,2(z)
1 +(2−a2)z−2 +(1−a2(1−a1))z−4 , (2.18)
where U is the z-transform of the input signal and E the z-transform of the ADC
quantization noise. Typically, the values{
a1 = 0.5
a2 = 2
(2.19)
are selected. The choice cancels the poles of the transfer function and leads to a flat
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Figure 2.11 A 4-4 (8th-order) cascade BP ∆Σ modulator.
STF. When E1 is the desired input to the 2nd stage, the value k1 of 1 has to be selected
if the gain a2 is realized in a resonator, while the value of k1 should be equal to a1 if
the gain a2 is realized by scaling the ADC reference voltages. Using these values we
obtain the output signal as
V44(z) = z−4U1(z)+
1
k1k2
(1 + z−2)4E2(z), (2.20)
where k2 is the scaling factor of the 2nd stage input. Now the quantization noise of the
1st stage is fully canceled and the output contains the 8th-order shaped noise of the
2nd stage multiplied by the term 1/(k1k2). The input signal of the 2nd stage usually
has to be scaled down (k2 < 1) in order to prevent overloading, which decreases the
advantage of higher order noise shaping.
8th-order noise shaping can also be implemented by a 4-2-2 cascade BP ∆Σ mod-
ulator, as shown in Figure 2.12, and we obtain
V422(z) = z−4U1(z)+
1
k1k2k4
(1 + z−2)4E3(z). (2.21)
If the 6th-order noise shaping is adequate, the last resonator stage can be removed.
Effective quantization noise shaping in the cascade ∆Σ modulators is based on
matching between analog and digital transfer functions. This is a prerequisite for
the proper cancellation of the preceding stage’s quantization noise. If there is some
mismatch between the analog and digital side the low-order shaped noise will leak to
the output and will rapidly reduce the dynamic range. The accuracy required for the
capacitor ratios and the properties of the amplifier set the upper limit for the rational
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Figure 2.12 A 4-2-2 (8th-order) cascade BP ∆Σ modulator.
order of the cascaded ∆ΣM with a fixed OSR.
The first cascade stage could also be a second-order one instead of a 4th-order one.
But then the possible leakage power of the first stage is shaped only by the second-
order transfer function (1 + z−2) and the properties of the first resonator are more
stringent. Therefore the natural choice is to use the highest-order and stable BP ∆ΣM
in the first stage and shape its quantization by extra stages if necessary.
1-bit or multi-bit ADCs/DACs can be used in the cascade ∆ΣMs. According to
Equations (2.20) and (2.21), only the quantization noise of the last stage ADC is rel-
evant. In this sense it is reasonable to implement only the last ADC as a multi-bit
structure, because only its quantization noise is visible at the output and the linear-
ity of the DAC is not as critical as in the first stage, because the DAC error will be
shaped by the digital filter. However, the use of a multi-bit ADC at the first stage
would decrease the possible leakage noise at the output. Furthermore, the input error
signal for the next stage becomes smaller and hence the input scaling factor (k2) can
be increased, which directly improves the resolution. Therefore, the use of multi-bit
ADCs in all stages may be reasonable.
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2.2.2.1 Leslie-Singh Topology
It is possible to implement a cascade stage without noise shaping [11]. Then only a
multi-bit ADC realizes the 2nd stage and the extra bits are used to cancel the coarse
quantization noise of the first stage (Figure 2.13). The DAC utilizes only 1-bit or
the MSB of the ADC and, hence, DAC nonlinearity is not an issue. Of course, it is
possible to use a moderate resolution (2b-3b) in the DAC and higher resolution in the
ADC (>3b). The output signal can be written as
V40(z) = z−2U(z)+ k1,2(1 + z−2)2Eq(z), (2.22)
where Eq is the quantization noise of the B-bit ADC. Hence, the output signal ideally
includes only the quantization noise of the B-bit ADC shaped by the 4th-order transfer
function and multiplied by the term k. The quantization can be performed directly by
means of a B-bit ADC and, after that, the remaining signal processing is fully digital.
This is the alternative (1) shown in Figure 2.13 for which we should select
k1 =
1
a1a2
. (2.23)
The loading of the ∆Σ modulator can be reduced by performing the quantization
in two stages. The disadvantage is that the MDAC is needed to perform the MSB
subtraction but the resolution of the fine quantization is reduced by one bit. The alter-
native (2) is shown in Figure 2.13 for which we require
k2 =
1
2a1a2
. (2.24)
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We can see that the theoretical resolution can be decreased as a result of the signal
scaling, as it was earlier with other cascaded structures. The term k can be quite large
in ∆Σ modulators with a 1b feedback, in particular because quite a small coefficient
a2 is required to attenuate signal swings at the 2nd resonator output. The problem can
be solved by using a 2b (or >2b) DAC, because then the signal scaling requirements
are relaxed and the gain of the ∆ΣM loop is usually fixed to a1a2 = 1.
The mismatch between the analog ∆ΣM loop filter and the digital filter can easily
increase the noise at the signal band, because the first stage noise leaks to the output,
as in the other cascade topologies. A method is to use an adaptive digital filter in the
2nd stage [12].
2.2.3 Internal Resolution
The main motivation for adding more bits to the loop is the direct reduction of quan-
tization noise and the improvement in the dynamic range (Equation (2.10)). Further-
more, the stability constraints are much easier to achieve than with single-bit structures
and the internal signal swings of the loop are decreased, which relieves the amplifier
design in the sense of the slewing requirements that are placed on it. On the other hand,
the loading of the amplifiers is a problem, especially in the case of high-frequency ap-
plications [7], and more analog circuit components are needed to implement internal
ADCs and DACs. The possibility of using higher gain on the part of the resonators
(integrators) than in a single-bit loop can improve the SNR by even more than 6dB per
added bit [13]. In multi-bit ∆Σ modulators the out-of-band quantization noise is also
reduced, which relieves the digital post filtering.
Despite the advantages of multi-bit structures, single-bit ∆Σ modulators are the
most frequently used. The reason is the nonlinearity of the required multi-bit feedback
DAC, which sets the upper limit for ∆ΣM performance. The possible distortion noise
in the DAC is not shaped in the loop of the ∆ΣM but is directly added to the input, as
shown in Figure 2.14. Therefore the output signal of the ∆ΣM is
V (z) = ST F(z) · [U(z)+ D(z)]+ NT F(z) ·E(z), (2.25)
where the distortion noise of the DAC (D) is only shaped by the STF. Hence, the lin-
earity of the whole ∆ΣM cannot be better than the linearity of the internal DAC. DAC
linearity can be improved by element trimming, but this is expensive and not a suitable
method for mass-produced products. Calibration techniques may be utilized, but extra
hardware and calibration time are needed [14] [15]. Nowadays, different dynamic ele-
ment matching (DEM) techniques, which randomize and/or shape the distortion noise
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of the DAC to improve the linearity over the signal band [16]- [32], are widely used.
This is possible with oversampling converters because the out-of-band noise is filtered
afterwards. The DEM technique can also be used for error correction in the internal
ADC of the ∆ΣM [33] or utilized together with a calibration technique [34]. Next, the
most common DEM techniques are briefly reviewed.
2.2.3.1 DEM Overview
A single-bit DAC is inherently linear because the output varies only between two
values. If the levels are added the mismatch between the DAC elements causes a
gain variation from the ideal curve (Figure 2.15). An absolute DAC error is of no
consequence in the sense of DAC noise but the gain variation between DAC levels
increases the nonlinearity. For example, if the full-scale output signal of a three-level
DAC is normalized to one, the input signal ’1’ produces the output signal
DACo = 0.5 +
ε
2
∨ DACo = 0.5− ε2 , (2.26)
where ε is the relative mismatch term between the DAC elements. The nonlinearity
causes harmonic distortion components at the output, which the different DEM tech-
niques try to move in the frequency domain or convert to white noise. Furthermore,
the effect may be boosted by first- or higher-order noise shaping characteristics.
Clocked Averaging The clocked averaging (CLA) technique changes the unit ele-
ments of the DAC in a periodic manner [35]. For example, if the input signal to the
DAC in Figure 2.15 is equal to one, the output is produced by either of the two DAC
unit elements and the elements are changed by a periodic frequency fclk. Hence, the
DC error of the output will be zero. In fact, the harmonic distortion components are
moved to the surrounding frequencies, which are multiples of the switching clock fre-
quency. The method can be extended to a DAC with more than two elements using a
stack of CLA blocks [35] or a flipping algorithm [17]. To avoid distortion components
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falling back into the signal band, the OSR has to be high enough and the requirements
of the antialias filtering may be tightened [17].
Random Averaging The random averaging (RDA) technique connects the M inputs
of the DAC to the M outputs by changing the connections in a random manner, un-
like in the CLA technique [16]. The method attempts to convert the DAC distortion
components to white noise, whereas the CLA tries to move the distortion components
away from the signal band. A butterfly network [16] or a less complex tree-structured
encoder [31] may be used for the implementation when the DAC has many elements.
Individual Level Averaging The problem with CLA is the tones whose frequency
depends on the input signal and on the CLA clock frequency. The main reason is the
correlation between the periodic averaging method of the DEM and the interpolating
loop of the ∆Σ modulator [17]. In individual level averaging (ILA), each output code
of the DAC is alternately generated using all the DAC elements [17]. The advantages
of the ILA are low tones and a lower noise floor at the DC frequency than is the case
with the RDA, but the disadvantage is the complexity of the system when the DAC
resolution is increased [32].
Data Weighted Averaging To average the DAC mismatch error near the DC fre-
quency, all the elements should be used equally often. Furthermore, the averaging
time should be small because then the distortion noise is moved to higher frequencies.
If the CLA technique is used it can take a (very) long time before the condition is met
and, furthermore, the operation depends on the signal. With ILA the averaging time
can also be quite long, because all the DAC levels with a different configuration of
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noise shaping characteristic.
elements have to be trawled through. In principle, the RDA uses all the DAC elements
equally often, but the passing-through time of the element array varies randomly.
The data weighted averaging (DWA) technique maximizes the use of each DAC
element and ensures that each element is used the same number of times [19]. The
DAC elements are selected from the element array so that the output code is generated
by starting from the next unused element (Figure 2.16). The selection method actually
has a first-order noise shaping characteristic but an arbitrary noise shaping function
is feasible with a different selection algorithm [20]. Hence, LP second-order noise
shaping or BP noise shaping functions can be realized with the DWA technique.
2.2.3.2 DEM for BP ∆ΣM
The published discrete-time BP ∆Σ modulators (ADCs) have been realized with a
single-bit feedback, except the circuits in [29] and [30], where a 9-level or 33-level
DAC and a BP DWA DEM are utilized (Table 2.1). There are experimental results of
DWA DEMs in DAC BP ∆Σ modulators in [23] [26] [28], but otherwise little research
has been performed regarding bandstop noise-shaping DEMs [18] [20] [22]. All the
published BP DEM methods are based on DWA, but of course the RDA can be uti-
lized if the DAC distortion components and the noise floor are sufficiently low for the
application.
A bandstop DWA DEM has to be of second or higher order. A simple method
to realize the transfer function is to use the N-path structure of a suitable LP DWA
DEM [22] [23]. However, the in-band noise power will be 6dB higher (N=4) than it
would be with a transfer function H(z) = (1 + z−2), but the advantage is the simple
circuit structure [22]. One method is to utilize a general error feedback system DEM
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Table 2.1 An overview of DEM techniques.
CLA RDA ILA DWA
Noise shaping none none 1st order 1st-, 2nd-, (higher-) order
Advantage low tones low tones low tones noise shaping
Disadvantage sig.dependence high noise complexity (complexity)
+/- for ∆ΣMs - + ++ +++
LP ∆ΣM T: [17]E: [35] T,E: [16] T: [17]E: [32] T: [19]- [21]E: [24]- [27]
BP ∆ΣM DAC N/A N/A N/A T: [20] E: [23] [26] [28]
BP ∆ΣM ADC N/A N/A N/A T: [22] E: [29] [30]
(’T’=theoretical paper; ’E’=experimental paper)
[18] [26] [29] or divide the filtering into a network as a butterfly shuffler [28].
2.3 Nonidealities in Noise Shaping
BP ∆Σ modulators consist of resonators, instead of the integrators of their LP counter-
parts. The properties of the resonators directly affect the noise-shaping performance
of the BP ∆Σ modulator and, furthermore, a high-quality resonator is hard to imple-
ment. Next, the effect of nonidealities is analyzed on the ∆ΣM level; analysis at the
resonator level will be presented in Chapter 4.
2.3.1 Single-Loop ∆Σ Modulators
If we assume a basic single-loop BP ∆Σ modulator structure (Figure 2.7) and elimi-
nate the possible poles of the noise transfer function, the NTF of a 2N-order BP ∆Σ
modulator is
NT F(z) =
(
1− p1z−1 + p2z−2
)N
, (2.27)
where p1 (ideally zero) and p2 (ideally one) for pi/2-resonator describe the effects of
nonidealities.
The preferred BP ∆Σ modulator topology is usually a 4th-order or cascaded struc-
ture if higher-order noise shaping is needed. Therefore, it is reasonable to calculate
the noise power for a 4th-order(N=2) modulator for the sake of simplicity. Assuming
that the band of interest is around pi/2, we have (see Appendix B)
n20 ≈ Nq fs
[
h1
OSR
+
h2pi2
OSR3
+
h3pi4
OSR5
]
, (2.28)
where the terms hi are functions of the parameters pi according to Equations (B.4)
and (B.6). By comparing Equations (2.7) and (2.28) we can see that the additional
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Figure 2.17 The effect of error in p1- and p2-terms on in-band noise power [dB] in a 4th-order
BP ∆Σ modulator with two identical resonators (OSR=150, ∆ = 1.0) and the result as a function
of the Q-value and the frequency error of the resonators.
terms, which are proportional to OSR−1 and OSR−3 instead of OSR−5, appear in the
last equation and therefore the in-band noise power will increase quite rapidly with h1
and h2.
With a narrow bandwidth (high OSR) the error in both terms (p1,p2) increases the
noise power greatly and almost equally (Figure 2.17). If we allow the noise power to
increase by 1dB as a result of mismatch terms separately, the error in p1 should be
below 3.3e-3 and in p2 below 5.6e-3. In Chapter 4 the values for the relative notch
frequency error and for the required Q-value of the resonator will be derived (Figure
2.17). The corresponding error in the notch frequency should be below 0.1% and a
Q-value of over 280 is required. It is obvious that the requirements are relaxed with
large bandwidths (low OSR), and so inferior resonators can be utilized.
As shown by the previous discussion, the performance of the whole BP ∆Σ modu-
lator is very sensitive to the properties of the resonator used. In particular, even small
errors in the resonance frequency will degrade the SNR, as, for example, in a pub-
lished BP ∆Σ modulator [36]. The performance is not equally sensitive to the changes
in the Q-value but it has to be sufficiently high for the relevant OSR.
2.3.2 MASH ∆Σ Modulators
In cascaded architectures the main problem is the leakage noise power of the first stage
to the output of the BP ∆ΣM, which is caused by mismatch between a digital and an
analog transfer function. It is reasonable to implement the first cascade stage as a
4th-order one, as discussed earlier in Section 2.2.2. The leakage quantization power
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Figure 2.18 The first stage (4th-order, fs/4) leakage noise power to the output in a cascaded
architecture as a function of resonator characteristics (OSR=30, ∆ = 1).
of the first cascaded stage (a 4th-order fs/4 BP ∆ΣM ) at the output can be written (see
Appendix B) as
n20le ≈ e2rms1
(
c
OSR
+
pi2
3
b
OSR3
)
, (2.29)
where e2rms1 is the quantization noise power of the first cascade stage and the terms
c and b are functions of the parameters pi according to Equations (B.12) and (B.10).
We can see that the leakage noise has first-order dependence on the OSR and hence
the leakage is sensitive to the growth of the term c or errors in the resonator terms
p1 and p2. From Equation (2.29) we can also see that the multi-bit quantizer in the
first stage will directly decrease the leakage noise power at the output. Hence, the first
cascade stage may be implemented using a multi-level ADC and DAC, though ideally
the noise is not visible at the output.
From Figure 2.18 we can see how the resonator characteristics affect the leakage
noise power and set an upper limit for the achievable dynamic range. According to
Equation (2.7) the ideal in-band noise power of the 6th- and 8th-order BP ∆ΣM is
-92dB and -113dB, respectively (OSR=30, ∆ = 1). If, for example, a 6th-order BP
∆Σ modulator (OSR=30) is implemented using a cascade architecture, the resonator
Q-value should be over 400 and the frequency error below 0.12%. If these limits are
exceeded, the leakage noise power starts to limit the performance and the second stage
increases power dissipation too much. With an 8th-order cascade BP ∆Σ modulator the
requirements for the resonators are yet more stringent. Because of these limitations a
higher order cascade architecture may be used when the OSR is in the order of several
dozens. If 4th-order noise shaping is not adequate and the OSR is high, a single-
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loop higher order BP ∆Σ modulator may be used. However, the properties of the
resonators limit the performance of single-loop structures as well (Equation (2.28)).
Instead, multi-bit structures are the best choice for very low OSRs, because higher ∆Σ
modulator orders improve the resolution precious little.
Because the leakage noise is caused by mismatch between the analog and digital
filters, a straightforward method to reduce the leakage would be to change the coef-
ficients of the digital filter so as to match the analog. However, the problem is that
the analog transfer function is not constant due to the process variations, temperature
variations or amplifier properties. Therefore the digital filter should be able to adapt
to changes in the analog circuitry [12].
2.4 Design Aspects
There are many open questions when starting the design procedure of a BP ∆Σ mod-
ulator. Usually, at least the signal bandwidth, target resolution, power supply, tech-
nology, and maximum power dissipation are determined by the system specifications.
When designing ∆Σ modulators to achieve a specified signal-to-noise ratio (SNR) and
dynamic range (DR), the design parameters are the oversampling ratio (OSR), the or-
der of the loop filter (n), and the internal resolution (B). First, a higher OSR is used
to increase the SQNR until the circuit implementation begins to consume too much
power as a result of the settling requirements of the amplifiers. On the other hand, the
sampling frequency can be fixed on the system level, leading to a fixed OSR or, for ex-
ample, the clock jitter can determine the minimum OSR. Secondly, the SQNR ideally
increases quite sharply when the order of the loop filter is increased. However, third-
and higher-order single-loop LP ∆Σ modulators, equivalent to sixth- and higher order
BP ∆Σ modulators [37] [38], may be unstable and therefore cascaded architectures
are a good choice for higher-order BP ∆Σ modulators [5] [39]. However, in cascaded
structures the performance is usually limited by the leakage of the integrators or by the
mismatch between the analog and the digital transfer functions. Thirdly, the SQNR
can be ideally increased by 6dB by adding one bit to the quantization. In multi-bit ∆Σ
modulators the performance is limited by the non-linearity of the DAC and therefore
different error averaging techniques are usually required. Furthermore, the loading of
the amplifiers is a problem, especially in high-frequency applications.
As the previous discussion shows, the design procedure of BP ∆Σ modulators
is an iterative process and hence there is no direct answer to the questions of what
is the correct architecture, the optimized sampling frequency, or the quantizer resolu-
tion. Regardless of the selections adopted, however, there are common design aspects,
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which are discussed next.
2.4.1 Dynamic Range and Power Dissipation
If we want to increase the circuit’s noise power limited dynamic range, it will lead
to higher power dissipation, according to Equation (2.9). A higher OSR calls for a
higher sampling frequency, which reduces the available settling time of the amplifier.
On the other hand, the slewing capacitance is directly proportional to the sampling ca-
pacitance, or a larger sampling capacitor increases the required slewing current. The
equivalent load of the opamp will also increase, which calls for a larger bias current.
Also if opamp noise limits the noise floor, more bias current is required. The maxi-
mum usable input signal amplitude can be determined by the stability constraints in
higher-order single-loop structures, and then a re-design of the loop filter or a different
circuit architecture may improve the dynamic range without a power penalty. If the
operation of the transistor switches limits the voltage levels used, the higher reference
voltages will also lead to higher power dissipation as a result of the required clock sig-
nal boosting circuits. The output signal levels of integrators and some SC resonators
can be scaled down abruptly without increasing the amplifier load. However, the sig-
nal levels have to be re-scaled in the next stage of the ∆Σ modulator, which increases
the capacitive load of both the previous stage and the next stage. Impedance level
scaling facilitates the situation but it is limited by the smallest usable capacitance de-
termined by the process parameters. Slightly higher reference voltages can be used if
an amplifier with a large output signal swing capability is adopted, which again leads
to a higher current consumption. In summary, when a higher dynamic range is tar-
geted, the current consumption will almost invariably increase, but the design task is
to minimize the accretion of the power dissipation.
2.4.2 Signal Level Scaling
The total noise in a ∆Σ modulator consists of the quantization noise and electrical
noise from the circuitry. The circuit noise is mainly determined by the thermal noise
of the switched sampling and DAC capacitors (switches) in the first stage, together
with the noise sources of the first amplifier. Assuming that the quantization noise does
not dominate, the achieved dynamic range is proportional to the square root of the
sampling capacitor but directly proportional to the input signal amplitude (Equation
(2.9)). Therefore the modulator should be designed for as high an input signal (refer-
ence) level as possible so as to achieve the required dynamic range when a low power
dissipation is required.
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Figure 2.19 A block diagram of the 4th-order BP ∆Σ modulator.
For example, a block diagram of the 4th-order MFB BP ∆Σ modulator is shown
in Figure 2.19, where the terms k1 and k2 are signal level scaling coefficients. The
output signal levels of the resonators (S1 and S2) are simulated by setting the gain
coefficients of the resonators to the values a1 = 0.5 and a2 = 2 (not valid in a 1b-
loop). These are the most commonly used values and the selection also eliminates the
poles of the NTF and makes possible a flat STF. On the other hand, the performance of
the 4th-order BP ∆ΣM is not very sensitive to the values of the gain coefficients [40].
A simulation result of the resonator output swings, when the internal resolution of the
loop is 1b, 2b or 3b, is shown in Figure 2.20. We can see that the internal signal swings
of the 1b BP ∆Σ modulator are several times higher than the input signal amplitude.
When the resolution of the ADC and DAC is increased, the largest voltage swings
are roughly halved, because the loop operates more like a linear filter. It is obvious
that the resonator output signals need to be scaled down if the supply voltage is low,
and the required scaling factors are quite large, especially if the internal resolution is
only 1b. This has been a serious problem in previously published single-opamp SC
resonators, because the load of the amplifiers increases as a function of the scaling
coefficient. The SC resonator structures which solve the problem will be presented in
Chapter 4.
A 1b loop filter can have a range of behavior with some input frequencies (Figure
2.21), which has to be considered in wide-band applications. We can see that the res-
onator swings increase very rapidly with some input frequencies (input 0.045-0.1 fNyq
offset from the resonance frequency). The signal levels grow when the quantization
noise interacts with the input signal over a certain frequency range as a result of the
nonlinear ∆Σ modulator feedback loop [41]. The problem is eliminated by adding
more bits to the loop (Figure 2.21), and it also becomes less severe in a 1b-loop when
the input signal level is reduced. A possible solution is to decrease the gain (a1) of
the first resonator below 0.5, which has a stabilizing effect on the feedback loop and
eliminates the undesired operation of the loop [10] [41].
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Figure 2.20 Simulated resonator output swings in a BP ∆ΣM (Figure 2.19, a1=0.5, a2=2,
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Figure 2.21 Simulated maximum output swings of the resonators in a 4th-order BP ∆Σ modu-
lator (input -3dB below Vre f ).
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2.4.3 Amplifiers
An operational amplifier is a basic building block of active analog circuits [45] [46].
The properties of the amplifier often set the upper limit for the achievable performance
of the whole analog circuit in terms of dynamic range, noise, distortion, speed, and
power dissipation. Therefore, a basic task in analog circuit design is to optimize the
power dissipation and the required performance of the opamp with the usable technol-
ogy. In textbooks and in other publications, there are several opamp circuit topologies
and their different variations and hence this section gives only an overview of the
opamps used in this work.
2.4.3.1 Opamp Requirements in BP ∆ΣMs
The input impedance of the opamp in SC circuits has to be purely capacitive, which
limits the exploitation of the BiCMOS technology because the input pair has to be
implemented using MOSFET transistors. Furthermore, the load of opamps is fully
capacitive and hence the opamp can have a large output impedance, enabling the uti-
lization of operational transconductance amplifiers (OTAs).
The DC gain of the opamp affects the precision of the feedback system. In BP
∆ΣMs the opamp is used to realize a resonator and hence the DC gain has an impact on
the Q-value of the resonator and on the accuracy of the resonance frequency. Typically,
a DC gain of the order of 103−105 (60-100dB) is adequate.
Because of the gain-bandwidth product (GBW) or the unity-gain frequency of the
opamp, the accuracy of the feedback loop depends on the clock frequency. A low
GBW has a similar influence on the resonator properties to a finite DC gain, but,
instead of the static dependence, the small-signal output-input relation of the opamp
is
Vout(t)
Vin(t)
= 1− e−( tτ ), (2.30)
where τ is the time constant of the feedback and it is inversely proportional to the
value of the GBW. Hence, the finite GBW of the opamp can cause a charge transfer
error in SC circuits as a result of incomplete settling. The available linear settling time
is below half of the clock period in normal circuit structures and the required settling
accuracy also depends on the large signal behavior of the opamp. Usually, in discrete-
time BP ∆Σ modulators the GBW should be adequate to confirm the settling accuracy
between 0.001-0.1% (7τ−10τ) and this calls for a unity-gain bandwidth of four to six
times the clock frequency used. This makes also possible the adequate high loop gain
to settle the disturbance noise of the clock generator and the digital parts.
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The output voltage of the opamp has a rate of change limited by time and there-
fore a large input signal will cause nonlinear settling behavior. The nonlinear settling
characteristic of the opamp is described by the slew-rate (SR), which depends on the
maximum output current of the opamp (ISR) and the capacitive loading during slewing
(Cslew)
SR = ISR
Cslew
. (2.31)
Opamp slewing is undesirable in ∆Σ modulators, because the nonlinear settling will
cause harmonic distortion [42] [43]. However, in ∆Σ modulators it requires the use of
a great deal of power, or it may even be impossible, to prevent opamp slewing, because
of the large signal steps. Therefore, long circuit simulations are required to find out
the required SR and GBW of the opamp, which ensures an adequate low distortion
level and high settling accuracy. As a design starting point, a rough rule is to allocate
a third of the available settling time to the slewing and the latter two-thirds to the linear
settling.
In ∆Σ modulators differential opamps are used and therefore the common-mode
voltage levels of the output and the input are not directly fixed. The output common-
mode level is set to a designed value (usually near Vdd/2) using a common-mode
feedback circuit, which can have a continuous-time or a discrete-time topology. A
target in ∆Σ modulators is to maximize the output voltage swing of the opamp. When
the SC circuit technique is adopted, the input common-mode level can be selected
freely, regardless of the output common-mode level. Therefore, for example in the
folded cascode opamp topology, the input common level is designed to be higher than
Vdd/2 if a nMOS and lower than Vdd/2 if a pMOS input pair is employed.
The noise of the opamp contains the flicker noise (1/f noise) and the thermal noise.
The input referred 1/f noise power density of a MOSFET is
e2Op_ f =
KF
2µ0C2oxWL
· 1f , (2.32)
where KF is the flicker noise coefficient, µ0 the carrier mobility, and Cox the gate
oxide capacitance. KF is a process-dependent parameter and it is considerably lower
for pMOS transistors than for nMOS transistors. Instead, the nMOS transistors are
faster (higher µ0) than the pMOS transistors. However, in conclusion, the flicker noise
of the pMOS transistor is lower than with nMOS transistors, and therefore they are
preferred in LP ∆Σ modulators. An important remark is that the area of the input
transistors should be enlarged until the 1/f noise is low enough (Equation (2.32)). In
BP ∆Σ modulators the 1/f noise is not of consequence and hence a nMOS input pair
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may be used, because of the inherently higher transconductance. The gate-referred
thermal noise power density of a MOSFET is given by
e2Op_kT =
4γkT
gm
, (2.33)
where gm is the transistor small signal transconductance and γ is a process-dependent
noise excess factor, which is 2/3 for long channel devices (L>1.7µm) but can be con-
siderably larger for short channel devices because of hot carrier effects [44]. Further-
more, γ increases when the gate-source (vgs) or the drain-source (vds) voltage of the
transistor increases [44]. The thermal noise of the opamp input transistors is given
directly by Equation (2.33). The noise contribution of the other transistors will be
divided by the input gain and hence the total thermal noise of the opamp is reduced by
increasing the gm of the input pair. This can be done by using a nMOS input pair, by
increasing the bias current, or by enlarging the gate width of the input transistors.
2.4.3.2 Basic Topologies
The cascode opamp topologies are a natural choice for ∆Σ modulators because the
high output impedance is no of consequence. The telescopic OTA depicted in Figure
2.22a is a very fast opamp topology. The GBW is determined by the transconductance
of the input transistor and the load capacitance, while the non-dominant pole depends
on the transconductance of the cascode transistor and the parasitic capacitances on
the nodes n1 and n2. Now, if a nMOS input pair is used the GBW is maximized and
at the same time the non-dominant pole depends on nMOS transconductance, which
also improves the phase margin. The disadvantage of the topology is a narrow output
swing, which is limited below Vdd − 5vdsat . Furthermore, the input common mode
level has to be set quite accurately and the allocated margin further reduces the output
voltage range. Due to the many cascode devices it requires, the topology is not suitable
for ∆Σ modulators if the power supply is reduced below 3 V.
The output voltage swing can be increased a little using a folded cascode OTA,
as shown in Figure 2.22b, but the power dissipation increases. In this topology the
output voltage swing is limited below Vdd−4vdsat and the improvement, compared to
the telescopic topology, is quite marginal, and the power supply cannot be decreased
below 2.5 V. In principle, the topology is as fast as the telescopic OTA. However, if the
GBW is maximized using a nMOS input pair the phase margin is decreased because
of the pMOS cascode transistors. On the other hand, if a pMOS input pair is utilized,
the 1/f noise is minimized and the phase margin is increased, but the GBW decreases.
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Figure 2.22 a) A telescopic OTA with pMOS input pair and b) a folded cascode OTA with
nMOS input pair.
The evident advantage of the topology is the possibility it provides to select the input
common mode level quite freely. If, for example, a pMOS input pair is adopted, the
input common mode level can be set almost to a negative power supply, which again
improves the operation of the nMOS transistor switches.
There is a continuous trend to decrease the power supply of analog circuits, along
with their digital counterparts. When the power supply is reduced below 2.5 V, the
basic cascode opamp topologies in Figure 2.22 are not feasible. Two-stage opamps
enable a high DC gain and a large output signal swing even when the power supply
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Figure 2.23 A Miller compensated opamp with pMOS input pair.
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Table 2.2 A comparison of opamps.
Telescopic OTA Folded cascode OTA Miller compensated
Stages 1 1 2
DC gain
gm1
gds3 ·gds5
gm5
+ gds7 ·gds1gm7
∼ g2m2g2ds
gm1
gds3 ·gds5
gm5
+ gds7 ·(gds2+gds9))gm7
∼ g2m3g2ds
gm1
gds1+gds3 ·
gm5
gds5+gds7
∼ g2m4g2ds
GBW gm1CL
gm1
CL
gm1
Cc
2nd pole gm7Cpn1
gm7
Cpn2
gm5
CL
Speed +++ ++ +
ISR ISS ISS ISS
IVdd ISS ≈ 2ISS ≈ 3ISS
Output swing Vdd −5vdsat − vincmr Vdd −4vdsat Vdd −2vdsat
Noise 8kTgm1 ∗
(
γ1 + γ3 gm3gm1
) (
γ1 + γ3 gm3gm1 + γ9
gm9
gm1
) (
γ1 + γ3 gm3gm1
)
is decreased (Figure 2.23). The disadvantages are the higher power dissipation and
degraded speed properties compared to the cascode topologies, because the load ca-
pacitance affects the place of the non-dominant pole. Furthermore, separate CMFB
circuits are needed for the first and the second stage.
The preceding opamp topologies are briefly compared in Table 2.2. The main
properties were mentioned earlier, but worth mentioning further is the higher noise of
the folded cascode OTA compared to the other topologies.
2.4.4 Clock Signal Generation and Switches
SC circuits require two nonoverlapping clock signals for the switch control. A simple
method for the clock generation is shown in Figure 2.24. The nonoverlapping time
can be increased by adding an even number of inverters to the paths of the loop. The
last inverters outside the loop operate like buffers and can be designed to be larger
than the other cells. Furthermore, they may be switched to the analog supply so as to
isolate digital noise from the analog circuitry.
A slightly more complicated clock generator, depicted in Figure 2.25, has to be
used when the bottom plate sampling technique is adopted. The clock signals for the
bottom plate control (φ1b and φ2b) rise almost at the same time as the basic clock
signals φ1 and φ2. However, inverters and an NOR gate are used to delay the falling
edge of the bottom plate clock signals by a certain time (t2) . The nonoverlapping time
(t1) consumes a larger relative part of the clock period when the sampling frequency
increases. This wastes power and makes amplifier design harder, due to the narrow
settling time. A solution is to utilize a delay locked loop based (DLL) clock generator,
but then the circuit complexity increases [47].
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Figure 2.24 A basic nonoverlapping clock signal generator.
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Figure 2.25 A clock signal generator for the bottom plate sampling.
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The switches required in SC circuits are implemented using one transistor (usu-
ally a nMOS) or using a complementary switch with both nMOS and pMOS devices
(CMOS switch). The on-resistance of a single transistor switch can be written as
RON ≈ 1µCox WL (vgs−VT )
, (2.34)
which is valid when vgs ≥ VT . According to Equation (2.34) the on-resistance can
be decreased by increasing W or gate-to-source voltage. Actually, an absolute on-
resistance is not as important as the time constant of the RC loop formed by the
channel resistance and the switched capacitors. To keep this value low enough the
transistor width (W ) can be increased. However, the drawbacks are increased parasitic
capacitances, clock feedthrough, and a higher load on the clock buffers. The thresh-
old voltage is determined by process parameters and it is not scaled down to the same
extent as the supply. Therefore, there is a need to increase the vgs voltage somehow
so as to keep the on-resistance low enough. The operation range of the switch can ex-
tend over a range from a negative to positive supply when a CMOS switch is utilized.
However, the minimum supply voltage is limited well above 2VT . Another problem is
the nonlinearity of the channel resistance. When a continuous-time signal is sampled,
this causes harmonic distortion. Furthermore, the charge injection can cause an error
voltage at the sampling capacitor.
There are three different methods to decrease channel resistance when the W can-
not be increased any more and the use of CMOS switches does not relax the situation.
In some processes there are special transistors with lower threshold voltages. These
can be used in switches to lower the on-resistance, but the complexity and costs of the
process increase. The second way is to increase the transistor gate voltage by using
a higher supply voltage for clock signals or boosting the gate voltage locally. If a
high external supply voltage is not available [48], charge pumps [49] can be used to
produce a high supply voltage for clock buffers or the gate voltage can be increased
locally, using clock multipliers [50]. The method is best suited to circuits which are
used below the nominal supply voltage of the process. If the nominal supply level is
exceeded the reliability has to be considered, because of the mechanisms of device
breakdown. The third way is to control the gate-to-source voltage rather than the gate
voltage, using different bootstrap circuits. The gate voltage may exceed the supply
voltage only marginally but keeps the vgs constant if the supply is high enough to keep
the time constant low, however, the nonlinearity of the switches is a problem. The
bootstrap circuit can both increase the gate voltage over the supply voltage and keep
the vgs independent of the signal. However, the voltage differences between transistor
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Figure 2.26 Dickson charge pump and a method to adjust the body voltage [49] [53].
terminals (like vgs, vgd , vds) are usually kept below the supply level in order to avoid
reliability problems.
Alternative methods to allow the use of low supply voltages is to use a switched
opamp [51] or an unity-gain-reset opamp technique [52]. These can be used to replace
critical switches with opamps, but the input stage requires another solution, e.g. an
RC circuit.
A Dickson charge pump, depicted in Figure 2.26, can be used to produce a high
supply voltage for clock buffers and we ideally have
Vout = N · (Vdd−VT ), (2.35)
where N is the number of stages in the diode chain [49]. The threshold voltage of a
diode-connected transistor increases due to a body effect, which decreases the achiev-
able output voltage, or the efficiency decreases when the number of stages increases.
The effect can be eliminated, for example by adjusting the body voltage, as shown in
Figure 2.26, proposed in [53].
Dynamic clock multipliers can be used to locally boost a transmission gate or a set
of gates (Figure 2.27). In the clock booster depicted in Figure 2.27a the capacitor C1 is
charged to Vdd −VT through the diode-connected transistor M1 when the input clock
signal is high [54]. When the clock signal is low the switch gate voltage is ideally
boosted to 2Vdd−VT . A capacitance of the clock bus (cbus) and a gate capacitance of
48 BP Delta-Sigma Modulators
Vdd 
Vboost
Vhigh
CLK
C1 C2
M1 M2
Vboost
CLK
Vdd 
M1
C1
a)
b)
Figure 2.27 Dynamic clock voltage multipliers for a gate boosting [54] [55].
the switch (cg) decrease the output voltage and we have
Vboost =
C1
C1 + cbus + cg
(2Vdd−VT ). (2.36)
According to Equation (2.36) the C1 has to be designed to be large enough to minimize
the effect of the parasitic. In the circuit shown in Figure 2.27b the feedback technique
is utilized to charge C1 to Vdd instead of Vdd−VT [50] [55]. To prevent latch-up during
the initial power-up transient the well bias (Vhigh) for the pMOS switch is generated
using another charge pump [55]. Now we have
Vboost =
C2
C2 + cbus + cg
2Vdd , (2.37)
which can be considerably higher with a low supply voltage than in Equation (2.36).
The reliability of the switch transistor can be increased by using a constant voltage
source between the gate and source of the switch transistor (Figure 2.28). Thus the
gate voltage is ideally a sum of the sampled signal and the used bias voltage (VO), but
the gate-to-source voltage does not exceed the value of VO, which is kept below Vdd .
A basic circuit implementation is shown in Figure 2.28 [2]. During clock phase φ2 the
capacitor C1 is charged to Vdd or Vdd−VT and during clock phase φ1 C1 is connected
between the input port and the switch gate. If the gate voltage of the transistor M4 is
not boosted the charged bias voltage of C1 is limited to Vdd −VT because the switch
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Figure 2.29 A bootstrapped switch [57].
turns off when its vgs voltage is below VT . Hence, the gate voltage (VG) is a function
of the input signal (VIN) and can be approximated as
VG ≈VO +VIN(t) = Vdd−VT +VIN(t). (2.38)
The parasitic capacitors connected to node G should be minimized and the C1 should
be quite large because otherwise the parasitics can cause harmonic distortion because
of their memory effect [47]. If the oversampling ratio between a sampling clock and
an input signal frequency is high, the input signal may be charged to the capacitor C1
in the previous clock phase and then, during the sampling phase, the C1 is connected
between Vdd and the gate [56].
Another implementation of the bootstrapped switch is shown in Figure 2.29 [57].
Transistors M1-M5 correspond to those used in Figure 2.28. Again, during clock phase
φ2 the capacitor C1 is charged to Vdd −VT and during clock phase φ1 C1 is connected
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Figure 2.30 Long time reliable bootstrapped switches [58] [59].
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between the input port and the switch gate through transistors M1 and M2. Hence, the
gate voltage of the switch follows the input signal according to Equation (2.38). The
supply voltage used (Vdd) has to be sufficiently high, because the overdrive voltage of
the switch is only Vdd−VT . The circuit guarantees that the voltage difference between
the terminals of the switch transistor does not exceed the Vdd but the Vgs of M2 and the
Vds of M5 will exceed the Vdd by the value of VIN(t)−VT . Hence, the input common
mode level and the amplitude of the input signal should be low enough to ensure the
reliability of the transistors.
In Figure 2.30 two-long time reliable bootstrapped switches are shown which are
capable of sampling a rail-to-rail input signal with a switch overdrive voltage of Vdd
[58] [59]. Again, the operation of the transistors M1-M5 is the same as in the circuits
presented earlier, and the extra hardware is needed to improve reliability and to enable
a rail-to-rail input signal. In the first circuit (Figure 2.30a) the C1 is charged to Vdd by
boosting the gate of M4 by a dynamic clock multiplier. In the second circuit (Figure
2.30b) the same function is achieved using a pMOS switch (M4), whose gate voltage in
the off-state is controlled by the boosted voltage. In both the circuits the gate of M1 is
also controlled by the boosted voltage so as to ensure its conductivity with amplitudes
of the input signal near Vdd . The transistor M5b is needed to limit the vds and vgd
voltage of M5 below Vdd . The transistors M61, M62 and M7 are used to control M2 and
to improve its reliability.
The on-resistance of transistor switches has a second-order dependence on the
voltages between the bulk and the terminals of the transistor. This is emphasized
with very low supply voltages and some bootstrapped switches to reduce the effect
have been published [60] [61] [62]. Furthermore, the drain-to-source (vds) voltage
has an effect on the on-resistance, especially when the size of the sampling capacitor
increases and the switch on-resistance is large. A circuit in [63] uses an average
voltage of drain and source terminals in the gate tracking to overcome the problem.
2.4.5 Internal ADC and DAC
An internal ADC of ∆Σ modulators is not a very critical circuit block in terms of noise
and distortion because of the preceding loop gain. A flash ADC is a natural choice
because the A/D conversion has to performed during one clock period. The area and
power dissipation constraints limit the usable resolution to below 6 bits.
The internal DAC is a more critical circuit block for the achievable overall per-
formance and a low-resolution DAC does not mean low accuracy. Feedback DACs
can produce distortion (Section 2.2.3.1); they increase thermal noise (Equation (2.9))
52 BP Delta-Sigma Modulators
-
 
+
1
1
1
1
2
2
2
IM
IP OM
OPCs
Cs
Ci
Ci
BB
B B
2
Vr+ Vr-
Vr+ Vr-
(a)
-
 
+
1
1
1
1
2
2
2
IM
IP
2
1
1
2
2
Vr
2
1
2Vr
1
BB
BB
OM
OP
C D
A C
C D
A C
Cs
Cs
Ci
Ci
(b)
Figure 2.31 Two alternative SC DAC topologies.
and furthermore load the opamps. The output of the DAC is a product of the voltage
references and digital output, which again is the sum of an A/D converted input sig-
nal and quantization noise. Hence, if either the analog input signal or digital output
signal couple to reference voltage lines, the reference noise can fold to the desired
signal band and increase second-order harmonic distortion [2]. Two alternative SC in-
put stages of ∆Σ modulators including a feedback DAC are shown in Figure 2.31 [2].
The first topology (Figure 2.31a) shares a sampling and DAC feedback capacitor and
therefore the DAC increases neither the thermal noise nor the capacitive load of the
opamp. However, a positive and negative voltage reference is needed. The second
topology (Figure 2.31b) utilizes separate DAC capacitors and hence the thermal noise
and capacitive load of the opamp are larger than in the first topology. The main ad-
vantage is that only one reference voltage level is needed. Furthermore, the loading
of references is signal-independent, unlike in the first topology, in which the charge
loaded from the reference voltage source with a non-zero output impedance depends
on the input signal and hence can cause a second-order harmonic distortion.
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Chapter 3
Bandpass ∆Σ Modulators in an
IF Receiver
In a digital IF receiver the RF front-end amplifies and down-converts the signal to an
IF, where it is first filtered to prevent aliasing and then A/D converted (Figures 3.1
and 3.2). A BP ∆Σ modulator performs a high-resolution A/D conversion of a high
frequency narrow band signal, which makes it optimally suited for the purpose. The
sampling operation in the BP ∆Σ modulator is often used for performing a second
down-conversion. This has the effect of relaxing the BP ∆Σ modulator clock fre-
quency, which otherwise has to be at least three to four times higher than the IF. After
A/D conversion the signal is digitally down-converted to the baseband and demodu-
lated.
The main motivation for performing the early A/D conversion is to shift more sig-
nal processing to digital circuitry, thus allowing greater flexibility. If the IF filtering is
wide-band, the final channel selection is postponed to DSP, which makes the architec-
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Figure 3.1 A multi-mode digital IF receiver.
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ture suitable for multi-mode applications. A separate RF pre-select filter is required
for each mode, but the LNA and mixer can be shared [1]. In a conventional super-
heterodyne radio receiver an image filter is required after the LNA. However, if the
down-conversion mixer is of the image reject type, this filter can be avoided, leaving
mode-dependent filtering only to RF pre-select and DSP.
3.1 Specification
3.1.1 System Overview
The selection of IF frequencies is not straightforward. The choice of frequencies is
a compromise between the RF filtering and front-end linearity requirements, the IF
filtering requirements, the sampling clock jitter [2], and ADC clock frequency. If
the first IF frequency is high, the requirements for the first passive image filter are
relaxed but the sampling frequency of the BP ∆Σ modulator, as well as the clock jitter
requirements, rapidly increase to an impractical level. The subsampling technique
can be used at the input of the BP ∆Σ modulator to relax the clock frequency of the
∆Σ modulator. However, the subsampling ratio has to be low, because otherwise the
implementation of the image/antialias filtering before the ADC ceases to be feasible.
As a good compromise the first IF should be between 60-120MHz so as to enable the
implementation of both the image filter and the ADC. The sampling frequency should
be selected as an integer multiple of the highest chip rate included (WCDMA), and
hence in the other possible operation modes fractional decimation with interpolation
filters can be utilized. The sampling frequency should be around 80MHz, because the
lower sampling frequency tightens the jitter requirements in narrow band applications
(GSM) too much and the higher sampling frequency increases unnecessarily the power
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dissipation of the BP ∆ΣM.
The demodulation is performed in the digital domain by multiplying the output
of the modulator by exp(− jω0n), where ω0 is the notch (IF2) frequency. If a notch
frequency of fs/4 is selected, we have
exp(− jωon) = cos(ω0n)− jsin(ω0n)
= (+1, 0, −1, 0, ...)+(0, −1, 0, +1, ...) , (3.1)
where n=0, 1, 2, ... and the multiplication can be performed simply by inversion and
the hardware complexity of the filters is reduced [3]. The filtering of the quantization
noise and decimation are usually effectively carried out in two phases [3] [4].
3.1.2 BP ∆Σ Modulator
In a multi-mode digital IF receiver, the selectivity of the analog IF filter is determined
by the widest bandwidth operating mode. As a limiting case, the filter can perform the
full channel selection of the widest bandwidth mode, leaving the filtering in the nar-
rower bandwidth modes to DSP. However, the filtering has an impact on the dynamic
range requirements of the BP ∆Σ modulator. A full channel selection eliminates inter-
fering signals from neighboring channels, leaving only the detection SNR requirement
and some implementation margin for the automatic gain control and DSP to be cov-
ered by the BP ∆Σ modulator. In modes with a narrower bandwidth the interfering
signals are, in absolute terms, closer to the IF, which diminishes the advantage result-
ing from the fixed IF filter.
The theoretical signal-to-quantization noise ratio (SQNR) of a 1b BP ∆Σ modula-
tor is given by
SQNR≈ 10log10
(
3
2piL
(1 + L) ·OSRL+1
)
, (3.2)
where L is the order of the loop filter. From Equation 3.2 we note that the SQNR of a
BP ∆Σ modulator improves rapidly with an increasing OSR, which helps in meeting
the higher dynamic range requirement with the same hardware. The interfering signals
can be, for example, 40 to 70dB above the desired signal. From Equation 3.2 we find
that obtaining an SQNR improvement in that range for L = 4 requires increasing the
OSR by a factor of 4 to 5. Consequently, the SQNR improvement resulting from
noise shaping is adequate only in modes where the signal bandwidth is significantly
narrower than in the mode with the widest bandwidth. In intermediate cases either the
order of the loop filter or the internal resolution has to be increased.
As an example, we may consider a multi-mode digital IF receiver supporting
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WCDMA (cdma2000), IS-95, and GSM a combination of 2G and 3G systems on
two continents. From Figure 3.3 we can see that for WCDMA the IF filter effec-
tively eliminates the interfering signals, leaving only the desired channel to be A/D
converted [5]. For IS-95, the situation is somewhat different. The nearest interfer-
ing signals pass the IF filter unattenuated, remaining some 40 decibels higher than
the desired signal, which leads to a correspondingly increased SNR requirement [6].
The ratio of the OSRs in IS-95 and WCDMA modes is only 3.2, which does not pro-
vide enough SQNR improvement in the case of a 4th-order loop filter. In GSM mode
the worst-case interfering signal [7] is only marginally attenuated (Figure 3.3), but the
SQNR improvement compared to WCDMA mode is around 57dB, which is more than
adequate. The intermediate modes, which in this case are represented by IS-95, are
clearly a problem in this architecture. Instead of designing the BP ∆Σ modulator for
the most demanding case it can be made reconfigurable, thus minimizing the power
consumption in each mode.
A 1b 4th-order BP ∆Σ modulator attenuates the quantization noise very effectively
for large oversampling ratios. At a sampling rate of 80MHz the OSR for a GSM chan-
nel is 148, giving an SQNR of 97dB (Figure 3.4), which is sufficient to meet the GSM
dynamic range requirements. Although a higher-order loop filter would shape the
noise more, allowing a lower sampling rate, it would, in practice, only waste power,
since the minimum sampling frequency is limited by the sampling jitter. Furthermore,
a 4th-order loop filter is unconditionally stable, which is not the case for higher or-
ders. The single-bit internal quantization leads to a very simple quantizer and to an
inherently linear DAC implementation. Furthermore, the loading of amplifiers result-
ing from DACs and the quantizer is much lower than in multi-bit structures [8]. The
capacitive loading is a problem, especially in narrow-band applications, where the
thermal noise does not require large sampling capacitors.
Multi-mode applications, for example the IS-95 and DECT standards, require
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Figure 3.4 The theoretical SNR as a function of OSR (L=the order of BP ∆ΣM and B=internal
resolution [bit]).
more quantization noise shaping than a 1b 4th-order loop filter with an 80MHz sam-
pling frequency (Figure 3.4). As discussed earlier, the OSR is not sufficiently in-
creased and there is not much benefit from the anti-alias filter. Of course, a higher-
order loop filter would improve the noise shaping, but it would require major modifi-
cations to the 4th-order BP ∆ΣM. The same applies for a multi-bit feedback. It would
require changes in the opamps as a result of increased loading, as well as different
signal level scaling at the opamp outputs. An approach adopted in this book is to use
the 4th-order BP ∆ΣM as a module and to try to improve the noise shaping by cascad-
ing. This will allow the same input ∆ΣM to be used in all modes, while turning on the
cascade stages only when they are required.
3.2 Subsampling
A continuous-time signal has to be sampled when discrete-time analog signal pro-
cessing is utilized. The sampling causes noise and unwanted signal aliasing over the
desired signal band if the sampling frequency ( fs) violates the Nyquist criterion
fs ≥ 2 fBW , (3.3)
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Figure 3.5 Subsampling and IF filtering.
where fBW is the bandwidth of the sampled continuous-time signal. In an IF receiver
[9] the RF signal is down-converted to the first intermediate frequency (IF1) using an
analog mixer. After that the BP ∆Σ modulator performs the signal digitization. The
IF1is usually in the range of 50-200MHz because the RF filtering before the down-
conversion would be either impossible or too expensive if the lower IF1 were used. If
the whole frequency band from DC to IF1 were digitized an fs of 100-400MHz with
LP filtering would be required, according to Equation (3.3). However, the required
information is in a narrow signal band around IF1 and, performing BP filtering before
the sampling, the fs can be lowered significantly, leading to a subsampling (Figure
3.5). This is desired because the power dissipation of the ∆Σ modulator is decreased
and the implementation becomes, on the whole, feasible. In the subsampling the
desired signal aliasing is utilized to down-convert the signal from IF1 to IF2. If LP
∆Σ modulators are used the IF2=DC and IF1 is a multiple of fs [10], but in the case of
BP ∆Σ modulators [11]
IF2 = f0 or IF2 = fs− f0, (3.4)
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where f0 is the resonance frequency of the BP ∆ΣM loop filter and
IF1 = n fs± f0, n = 1,2,3, ... . (3.5)
The selection of f0 (IF2) affects the filtering requirements before the subsampling and
therefore the f0 should be high enough, as well as fs, which is related to f0 in the
BP ∆ΣM implementation. In a low-IF receiver the resonance frequency f0 near DC is
used by utilizing a complex BP ∆ΣM architecture.
3.2.1 Noise
The MOS sampler produces thermal noise as a result of the finite on-resistance of the
MOS switch (Figure 3.6). The noise is also known as kT/C noise, because we can
write, for an RC circuit the mean square noise voltage as
n2 =
∫
∞
0
4kT R
1 + 4pi2R2C2s f 2
d f = kT
Cs
, (3.6)
where k is the Boltzmann constant, T is the absolute temperature, R is the on-resistance
of the MOS switch, and Cs is the sampling capacitor. Hence, the thermal noise power
is only dependent on the size of the sampling capacitor as a result of an RC lowpass-
shaped noise power. Because all noise aliases into the Nyquist band we can write the
sampler noise power spectral density as
e2R =
kT
Cs
· 1fNyq . (3.7)
When designing high-speed samplers we want to keep the time constant of the
sampler as small as possible, but because of kT/C noise the size of the sampling ca-
pacitor is fixed by the noise specifications. Hence, the time constant can only be
reduced by using larger MOS switches, which causes other problems because of the
larger parasitics. To achieve a high dynamic range using low supply voltages requires
large sampling capacitors, which easily leads to high power dissipation in analog cir-
cuits.
In Figure 3.6 the term e2RF is the noise power spectral density of the RF input
signal and e2L, e2M , and e2A are the input-referred noise power spectral densities of each
block. The corresponding gains of LNA, mixer, and AGC are GL, GM , and GA. The
equivalent noise bandwidth of the IF filter and that of the AGC are marked by BWBPF
and BWAGC, respectively. Now we can write the receiver input referred equivalent
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Figure 3.6 The front-end of the IF sampling receiver and an equivalent noise model.
noise power spectral density as
e2eq =
BWBPF
fNyq
(
e2RF + e
2
L +
e2M
G2L
)
+
BWAGC
fNyq
e2A
(GLGM)2
+
e2R
(GLGMGA)2
(3.8)
and the total in-band noise power referred to the receiver input as
n2BW =
BWBPF
OSR
(
e2RF + e
2
L +
e2M
G2L
)
+
BWAGC
OSR
e2A
(GLGM)2
+
1
OSR
kT/C
(GLGMGA)2
. (3.9)
It can be seen that by increasing the sampling frequency or the OSR the effect of
the noise sources can be reduced. The noise power spectral density of the AGC and its
equivalent noise bandwidth have a great impact on the total noise budget, because the
noise is not filtered and hence it aliases over the desired frequency band as a result of
the sampling. It is clear that to prevent noise aliasing the bandwidth of the BPF has to
be below the sampler Nyquist frequency. The narrower BWBPF of the passive IF filter
(SAW) is used more the noise of the preceding blocks has been decreased. The narrow
IF filter also decreases the dynamic range requirements of the ADC and relaxes the
channel filtering caused by attenuated blocker levels. The clock jitter requirements
of the sampling clock are also reduced, as will be shown in the next section. The
MOS sampler has a much higher noise figure than a conventional analog mixer but in
the IF sampling receiver the noise can be effectively reduced by the preceding gain,
according to Equations (3.8) and (3.9).
3.2 Subsampling 67
3.2.2 Clock Jitter
The timing uncertainty in the sampling clock causes an amplitude error in the discrete-
time signal, as shown in Figure 3.7 [2] [12]. If a sampled sinusoidal signal without
clock jitter is
x(nT ) = Asin(2pi fsignT + φ) (3.10)
then the sampled signal with clock jitter (t j) is
x j(nT ) = Asin(2pi fsig(nT + t j)+ φ), (3.11)
where A, φ and fsig are the signal amplitude, phase, and frequency, respectively. The
amplitude error is
εA = x(nT )− x j(nT )≈ t j2pi fsigAcos(2pi fsignT + φ). (3.12)
Hence, the magnitude of error is dependent on the phase difference between the sam-
pling clock and the signal. The maximum error
εAmax = t j2pi fsigA (3.13)
occurs if the sinusoidal signal is sampled at the zero crossing points, where the deriva-
tive of the signal achieves its maximum value.
The timing error (t j) can be assumed to be normally distributed with a standard
deviation of σ j. Then the standard deviation of the error of the sampled voltage (rms
value) is
σx = σ j
√
1
T
∫ T
0
(
dx(t)
dt
)2
dt, (3.14)
where T is the signal period and for a sinusoidal signal
σx =
A√
2
2pi fsigσ j. (3.15)
Assuming a white jitter noise and that it is evenly spread over the frequency band,
we obtain the maximum available signal-to-noise ratio (SNRmax) resulting from the
clock jitter as
SNRmax = 10log10

(
1√
2 A
)2
∫ f2
f1
(
A√
2 2pi fsigσ j
)2 2
fs d f
 , (3.16)
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Figure 3.7 An amplitude error in the signal sampling due to the clock jitter T=1/ fs ( fsig = fs/4
or fsig = 5 fs/4).
where f2− f1 is the band of interest. The oversampling ratio (OSR) is defined as
OSR = fs
2( f2− f1) (3.17)
and we obtain
SNRmax = 10log10
(
OSR
σ2j4pi2 f 2sig
)
. (3.18)
We can see that the only way to relax the jitter requirements is to increase the OSR
with a fixed input signal frequency.
In radio receivers the sampled signal consists of the desired signal and nearby
blocker signals. The blockers increase the dynamic range requirements of the receiver
and tighten the jitter requirements. If the blocker signals are assumed to be sinusoidal
Equation 3.18 may be rewritten as
SNRmax = 10log10
 OSR
σ2j4pi2
(
f 2sig + Σi
(
Abi
Asig fbi
)2)
 , (3.19)
where Abi and fbi are the amplitude and frequency of the i:th blocker.
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In the previous equations, the white noise assumption was made for the clock jitter.
If the phase noise of the sampling clock dominates the noise floor, we have [13]
SNRmax =
( fs
fsig
)2
·SNRclk, (3.20)
where SNRclk is the signal-to-noise ratio of the sampling clock signal. Hence, in this
case the SNR can be improved only by decreasing the subsampling ratio. However,
in the IF subsampling the clock jitter noise is dominated by the flat noise floor of
the oscillator and by the noise generated in clock buffers as a result of the low phase
noise. This is because the phase noise is directly proportional to the square of the clock
frequency and inversely proportional to the square of the oscillator Q-value, which is
large at frequencies of the order of 100MHz [13] [14]. Therefore, the assumption of
the white jitter noise is valid here.
If we have a 100MHz IF sampling receiver and an OSR of 150 we can plot the
maximum achievable SNR as a function of the clock jitter according to Equation
(3.18) by assuming that the jitter noise of the desired signal dominates (Figure 3.8).
This is valid with large input signals and we can see that if, for example, an SNR of
84dB is targeted the jitter should be below 1.2ps. If we have a small desired signal and
large blockers the jitter caused by the blockers starts to dominate the SNR (Equation
(3.19)). The blocker levels in the GSM specifications can be 56dB above a signal level
offset 0.6-1.4MHz, 65dB above a signal level offset 1.6-2.8MHz, and 75dB above a
signal level offset over 3.0MHz from the desired channel (Figure 3.3) [7]. If we model
these blockers with sinusoidal signals with 200kHz spacing and assume that an IF fil-
ter attenuates blockers offset over 4MHz from the desired channel to an insignificant
level, we can plot the worst-case SNR as a function of the clock jitter (Figure 3.9). An
SNR of 10dB can be kept as a minimum requirement so as to get some margin for the
signal detection and other noise sources. We notice that the blocker specifications set
much more stringent requirements for the clock jitter than the jitter noise of the de-
sired signal. If the IF filter attenuates the blockers between 3-4MHz by at least 5dB, a
clock jitter below 0.48ps is required, which is a very stringent requirement. It is clear
that the clock jitter is the most serious problem in the implementation of IF receivers.
3.3 BP Decimation Sampler
In the IF sampling receiver a subsampling is utilized to lower the operation frequency
of the ADC and, at the same time, to make possible a fairly high IF1 frequency. How-
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ever, quite a high sampling frequency is still required to relax the IF filtering require-
ments before subsampling and, furthermore, to enable the sufficiently high OSR re-
quired as a result of the clock jitter noise. This can lead to an unnecessarily high
ADC operating frequency when the quantization noise vs. power dissipation is opti-
mized. Therefore, there is a need to decrease the ADC operating frequency without
tightening the IF filtering and clock jitter specifications. This is made possible by the
subsampling mixer, which prevents noise aliasing when the sampling frequency is de-
creased [15] [16]. The LP decimation principle [15], which performs RF/IF1 to DC
mixing, can be modified to BP decimation or RF/IF1 to IF2 mixing [17].
3.3.1 Theory
In the analog LP decimator N samples are taken to N hold capacitors and then they are
connected in parallel and buffered out at the frequency of fs/N, in which N is the dec-
imating factor (Figure 3.10). A minimum of 3N/2 samplers are needed because new
samples are taken when the others are buffered out. The decimator transfer function
in the z-domain is
H(z) = 1 + z−1 + ...+ z−(N−1), (3.21)
which is an FIR with N-taps. The transmission zeros of the FIR prevent noise aliasing
to DC in the decimation (Figure 3.11). In the LP decimation the (N-1) zeros are placed
in the frequency (z-plane) plane with the spacing
∆ f N−1zeros =
2 fNyq
N
(3.22)
starting at 2 fNyq/N, where fNyq is the sampler Nyquist frequency before the decima-
tion. Of course, the new Nyquist frequency has to be high enough compared to the
desired signal band near DC.
In the BP decimator the desired signal from IF1 has to be subsampled to the IF2
frequency. Let us consider a case where the notch frequency ( f0) of fNyq/(2N) or a
so-called fs/4 resonator is selected. To prevent noise aliasing over the desired signal
the 2(N-1) zeros should be placed in the frequency (z-plane) plane with the spacing
∆ f 2(N−1)zeros = fNyqN (3.23)
starting at 3 fNyq/(2N). The requirement of 2(N-1) zeros leads to a more complicated
FIR filter than in the LP decimator. Some samples have to be taken to memory and
not all the FIR coefficients are equal to one, or sampling capacitors of different sizes
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Figure 3.10 Principle of the analog decimator [15].
+-1z
-1z
z
4
-1
0 0.2 0.4 0.6 0.8 1
−40
−35
−30
−25
−20
−15
−10
−5
0
Frequency [f/fNyq]
M
ag
ni
tu
de
 [d
B]
Figure 3.11 Block diagram and frequency domain presentation of the LP decimator N=4 [15].
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Figure 3.12 Z-plane and frequency domain presentation of the BP decimator N=4 (dashed
line=IF2).
are needed. For example, decimation by 4 (Figure 3.12) demands a FIR filter given by
H(z) = 1 + 1.85z−1 + 2.41z−2 + 2.61z−3 + 2.41z−4 + 1.85z−5 + z−6. (3.24)
Hence, three samples have to be saved for the next summation and unit capacitors of
four different sizes are required. We can see that the full cancellation of the aliasing
noise by the zero placement leads to too-complicated an equation when N increases.
Decimation by two is still quite simple and feasible (Figures 3.13 and 3.14). Only
one sample has to be saved for the next summation and capacitors of two different
sizes have to be used. If a decimation factor higher than two is realized the noise
aliasing requirements should be analyzed separately in each case in order to find a less
aggressive FIR filter for the purpose.
The magnitude response of the FIR is not exactly flat over the signal band around
IF2 and furthermore causes a slight attenuation, which, in the case of N=2, is -1.65 dB
at the IF2 frequency. If the desired signal band is wide there may be a need to correct
the gain variation over the signal band by a digital post filter after digitization.
3.3.2 Noise
In a decimation sampler the kT/C noise consists of the noise of M-sampling capacitors
buffered to the output at the same time. The noise between unit samplers (Cu) is not
74 Bandpass Delta-Sigma Modulators in an IF Receiver
−1 −0.5 0 0.5 1
−1
−0.8
−0.6
−0.4
−0.2
0
0.2
0.4
0.6
0.8
1
Real Part
Im
ag
in
ar
y 
Pa
rt
2
0 0.2 0.4 0.6 0.8 1
−40
−35
−30
−25
−20
−15
−10
−5
0
Frequency [f/(fNyq)]
M
ag
ni
tu
de
 [d
B]
Figure 3.13 Z-plane and frequency domain presentation of the BP decimator N=2 (dashed
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Figure 3.14 Block diagram of the BP decimator N=2.
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correlated and we obtain
n2tot =
Q2noise
C2tot
=
∑Mm=1
(
C2um kTCum
)
(
∑Mm=1 Cum
)2 = kT∑Mm=1 Cum . (3.25)
Hence, the size of the unit samplers can be selected so that the sum of the capacitances
is equal to the size of one large capacitor, which would be used in a normal sampling to
one capacitor by the frequency of fs/N. Therefore the power dissipation is almost the
same as it would be in a normal circuit structure operating with a sampling frequency
of fs/N. The power dissipation can increase a little as a result of the more complicated
clocking generator but, on the other hand, the unit clock buffers can be smaller than
would be needed to drive a wide switch of one large sampling capacitor.
Because a BP decimation sampler attenuates the signal (∼1-2dB), this will de-
crease the SNR with a fixed input level. To achieve the same SNR as would be
achieved without decimation a slightly higher input level has to be used, which tight-
ens the linearity requirements of the input sampler.
3.3.3 Clock Jitter
The clock jitter noise sets the maximum available SNR in a BP decimation sampler, as
well as in conventional samplers. In the jitter study the jitter noise has to be separated
into two parts; one is the jitter noise in the full-speed clock before clock division to
separate sampling paths and the second is the jitter noise generated in each sampling
path after the clock division. The jitter noise model in the first case is shown in Figure
3.15a. The samples are taken by the full sampling frequency and the jitter noise is
filtered by the ideal FIR filter and decimated, like the other noise sources. Hence, the
zeros of the FIR filter cancel the aliasing part of the jitter noise and, as a result of the
narrower Nyquist frequency, we obtain Equation (3.18) to form
SNRmax = 10log10
(
N
OSR
σ2j4pi2 f 2sig
)
. (3.26)
Hence, when the BP decimation sampler is used to increase the sampling frequency,
the jitter noise of the main clock is reduced and the reduction is directly proportional
to the decimation factor (N). Now, if the jitter noise increases in separate clock paths
after the clock division, the jitter noise of the separate paths has to be summed and
multiplied by the FIR coefficients (cm). This jitter noise is not filtered and the noise
model is shown in Figure 3.15b. Assuming the same jitter standard deviation of σ jm
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Figure 3.15 Clock jitter noise model: a) jitter before clock division and b) separate clock jitter
for each sampler.
in each sampling path, we may write
SNRmax = 10log10
(
OSR
σ2jm4pi2 f 2sig 1M ∑Mm=1 c2m
)
. (3.27)
We notice that this jitter noise is not reduced as a function of the decimation factor
N. However, it is possible to design the clock generator so that the σ jm is determined
by the noise contribution of one transistor, which is driven by a rail-to-rail signal,
and therefore the noise is insignificant. Hence, using the BP decimation sampler the
jitter specifications are unchanged if the operating frequency of the ADC or OSR is
decreased.
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Chapter 4
Resonators
In the realization of BP ∆Σ modulators the integrators of LP ∆Σ modulators are re-
placed with resonators. A high-performance resonator is more difficult to implement
than a high-quality integrator. Therefore, poor resonator structures usually limit the
performance of the whole BP ∆Σ modulator.
In this chapter, a resonator is at first studied in the z-domain. After that, differ-
ent discrete-time (DT) resonator topologies are discussed. The double-delay (DD)
topology is found to have the highest potential for a high-quality resonator and the
published switched-capacitor (SC) implementations of the DD resonator are briefly
introduced. Next, the different versions of the designed SC resonator are presented
and the designed SC resonator is compared to earlier published structures. Finally,
nonidealities are analyzed.
4.1 Resonator in z-domain
In resonators the figures of merit are the Q-value and accuracy of the resonance fre-
quency. In the z-domain a resonator ideally has two poles on the unit circle, but
because of different nonidealities the location of the poles on the circle changes and
the radius (r) differs from its ideal value of one (Figure 4.1); the complex pole pair
can be written as
zp1,2 = r(cos(φ)± j sin(φ)) = re± jφ, (4.1)
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Figure 4.1 Pole location in a pi/2 resonator.
where φ = 2pi f0/ fs is the resonance frequency in radians. The transfer function of the
resonator is
Hres(z) =
1
(z− zp1)(z− zp2) =
z−2
1−2r cos(φ)z−1 + r2z−2 . (4.2)
If the gain of the resonator is g0, we can write the transfer function as follows:
Hres(z) =
g0z−2
1− p1z−1 + p2z−2 . (4.3)
By comparison with Equation (4.2), we have the relationships{
r =
√p2
φ = arccos
(
p1
2√p2
) . (4.4)
There is particular interest in resonators with a resonance frequency of fs/4 = pi/2,
because this relaxes the design of the high-frequency digital part in radio receivers [1].
Then the term p1 is ideally zero and p2 should be one, so as to guarantee the maximum
Q-value, which is ideally infinite, or the pole lies on the jω-axis in the s-domain.
For the fs/4-resonator the relative frequency error is
∆ f
f0 =
|pi/2−φ|
pi/2 =
∣∣∣1− 2pi arccos( p12√p2)∣∣∣
⇒ ∆ ff0 ≈
∣∣ p1
pi
∣∣ . (4.5)
We note that the possible frequency error is caused by the p1 term (near zero) and the
effect of the error in the p2 term (near one) is negligible.
When we have the pole sp = σp + jωp in the s-domain, the Q-value is determined
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by
Qs =
√
σ2p + ω2p
2 |σp| . (4.6)
The sp mapped to the z-domain is
zsp = e(σp+ jωp)T = eσpT e jωpT = re jφ (4.7)
and we get the relationships
⇒
{
ωp = φ/T
σp = ln(r)/T
. (4.8)
Now the Q-value can be written in the z-domain as
Qz =
√
(ln(r))2 + φ2
2 |ln(r)| (4.9)
and using the terms p1 and p2
Qz =
√
(ln(√p2))2+
(
arccos
(
p1
2√p2
))2
2|ln(√p2))|
⇒ Qz ≈ pi4(1−√p2)
. (4.10)
Hence, the Q-value is mainly determined by the term p2 (near one) and the error in p1
(near zero) has a negligible effect on the magnitude of Q.
4.2 Discrete-Time Resonator Topologies
A discrete-time resonator can be implemented with different structures [2], such as
Forward Euler (FE), lossless discrete integrator (LDI), or double-delay (DD). The FE
resonator (Figure 4.2) consists of two identical integrators with the feedback terms a
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and b. In SC implementations of resonators capacitor mismatch is one of error sources.
For the sake of simplicity we assume the same gain error resulting from capacitor mis-
match (εc) for the signal path and feedback. This simple study gives an adequate view
of the sensitivity of topologies to capacitor mismatches, but ultimately the nonideali-
ties have to be analyzed with a specific SC structure. The transfer function of the FE
resonator is
HFE(z) =
(1 + εc)2z−2U(z)
1− (2 + b(1 + εc))z−1 +(1−a(1 + εc)2 + b(1 + εc))z−2 . (4.11)
The notch place can be moved by the parameter a. If we select a=b=-2 the notch is
fixed ideally at fs/4. We notice that both the notch frequency and the notch depth
(Q-value) are dependent on the gain error. Therefore this structure is not favored.
The LDI resonator (Figure 4.3) also consists of two integrators, but one is delay-
free and the loop has only one feedback coefficient a. The transfer function can be
found to be
HLDI(z) =
(1 + εc)2z−1U(z)
1− (2 +(1 + εc)2a)z−1 + z−2 . (4.12)
Now the notch frequency can be changed by the parameter a and with a=-2 it is ideally
fixed at fs/4. Here we note that the poles remain on the unit circle, and hence notch is
maximally deep, yet its place is dependent on the integrator gain errors. In this sense
it could be regarded as better than FE, but the gain error affects the notch frequency
more than in FE and the inaccurate resonance frequency decreases the performance.
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Figure 4.5 An SC implementation of the FE resonator in Figure 4.2.
The DD resonator (Figure 4.4) consists of two delay elements in series, with a
feedback term of one. The feedback loop can be implemented without a gain error
using pseudo-two-path SC structures [3] [4] [5] and we have
HDD(z) =
(1 + εc)z−2U(z)
1 + z−2
. (4.13)
Now the notch frequency is directly fixed at fs/4 and therefore other choices can-
not be made. We see that the notch frequency is guaranteed and the notch is maximally
deep (high Q), regardless of the capacitor mismatch. Consequently, the DD resonator
has the highest potential for the realization of high-performance BP ∆Σ modulators
and should be used if the center frequency of fs/4 is suitable. However, the finite DC
gain and GBW of the amplifier affect the transfer function and have to be considered
separately. The different DD resonator implementations are studied in Section 4.4.
4.3 SC Implementation of the FE or LDI Topology
The FE and LDI topology offer the possibility of changing or programming the res-
onance frequency, unlike the DD resonator. However, in the last section their per-
formance was found to be sensitive to capacitor mismatch, and this is further studied
using SC macromodels in the ELDO simulation program. An SC implementation
of the FE resonator is depicted in Figure 4.5. The ideal amplitude responses of the
structure using resonance frequencies of pi/3 and 3pi/4 are shown in Figure 4.6a. We
can see that the center frequency can be freely selected by changing the sizes of the
feedback capacitors (C f 1, C f 2) or coefficients a and b in Figure 4.2. Next, an ideal
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Figure 4.6 Simulations of the FE SC resonator (Figure 4.5; Cs1=Cs2=Ci1=Ci2=0.5pF). a) Ideal
pi/3 resonator (C f =0.5pF) and ideal 3pi/4 resonator (C f =1.71pF), b) pi/2 resonator with a capac-
itor mismatch of 1.0% (C f 1=1.01pF, C f 2=0.99pF), c) with a finite DC gain of 40dB and an input
parasitic capacitance of 0.2pF and d) additionally, a capacitor mismatch of 2.0% (C f 1=0.98pF).
response of the pi/2 resonator (dashed line) and the response with a capacitor mis-
match of ±1.0% in the feedback capacitors (solid line) is shown in Figure 4.6b. We
see that the notch frequency moves (0.7%) and the Q-value decreases, as Equation
(4.11) indicates. When the opamp DC gains are set to 40dB and opamp input para-
sitic capacitances of 0.2pF are added, the notch frequency error is as great as 5.6%
(Figure 4.6c) and the performance is further degraded if the capacitor ratios are inac-
curate (Figure 4.6d). According to this general review, the FE structure is not suitable
for high-performance BP ∆Σ modulators, although the programmable resonance fre-
quency would be an attractive option.
An LDI SC resonator where the first integrator is delay-free and there is only one
feedback path is presented in Figure 4.7. Also, in this topology the center frequency
can be freely selected and an ideal simulation example of a pi/6 resonator is depicted
in Figure 4.8a. Capacitor mismatch does not affect the Q-value but a 1.4% center
frequency error is caused by an error of 2.0% in the feedback capacitance (Figure
4.8b). According to Figures 4.8c and d the finite DC gain and input parasitic of the
opamps affect the center frequency (5.1%) in quite a similar way as in the FE topology
but the Q-value is degraded more than in the FE structure.
It is worth mentioning that both the FE and LDI structure require two amplifiers
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Figure 4.7 An SC implementation of the LDI resonator in Figure 4.3.
to implement a resonator, instead of only one amplifier in some DD SC structures.
Furthermore, these two amplifiers have to have a high DC gain and a large GBW,
which leads to unnecessarily high power dissipation.
4.4 Implementation of DD Resonator
A DD resonator can be implemented using two analog delay elements in series [7] [8]
or utilizing a pseudo-two-path architecture [3] [4] [5] [6]. The most important at-
tributes of an SC resonator implementation are the number of opamps, the total ca-
pacitive loading, and the settling time available per sample. Furthermore, the number
of switches, the complexity of the clocking signals, and insensitivity towards different
nonidealities, such as capacitance mismatch, finite opamp DC gain, and GBW, are
also important properties.
The number of opamps can be reduced to one by implementing the delay with
two parallel signal paths [3] [4] [5] [6]. A single-opamp SC implementation is shown
in Figure 4.9. More time to settle is obtained by employing double-sampling SC
techniques [4] [7] [6]. Path mismatch gives rise to a mirror signal. However, the mirror
signal is small and it is the image of the received channel itself and is, therefore, of
minor consequence in a radio receiver. It appears that the best efficiency is achieved
when these two techniques are combined, as in [4] (Figure 4.10). However, the actual
capacitive loading still has to be considered in order to provide a fair comparison
of the power consumption. Typically, the feedback capacitors have to be designed
to be several times larger than the input capacitors so as to accommodate the large
internal signal swings of the ∆Σ modulator. However, in all of the previously-reported
structures a large feedback capacitor is at some time connected to load the opamp
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Figure 4.8 Simulations of the LDI SC resonator (Figure 4.7; Cs1=Cs2=Ci1=Ci2=0.5pF). a) Ideal
pi/6 resonator (C f =0.134pF), b) pi/2 resonator with a capacitor mismatch of 2.0% (C f =0.98pF),
c) with a finite DC gain of 40dB and an input parasitic capacitance Cp of 0.2pF and d) addition-
ally, a capacitor mismatch of 2.0% (C f =0.98pF).
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Figure 4.10 Double-sampling single-opamp DD SC resonator in [4].
(Figure 4.11). Let us denote the signal scaling ratio by k, the ratio of the bottom plate
parasitic capacitance to the main capacitance by δ, and the minimum usable capacitor
specified by process parameters by Cmin.
k = CiCs
Cbi = δ ·Ci
Cbs2 = δ ·Cs2
Cs2 = k2CDAC =
k
2Cmin
(4.14)
The equivalent load capacitance Ceq of the opamp in feedback (Appendix C) is then
given by
⇒
Ceq(k) = (k + 1 + 2δk + δ)Cs +
(
2 + CpkCs +
1
k
)
Cop
+(1 + δ)Cp +
[
(1 + δ)
(
2k + CpCs + 1
)]
Cmin
2
. (4.15)
Cs2 also increases as a function of k as a result of the CDAC of the next stage, which
is fixed to Cmin. This is valid when the thermal noise of the second resonator is in-
significant. We note from Equation (4.15) that the equivalent capacitive load increases
more or less linearly as a function of the scaling ratio k. Structures exhibiting such an
88 Resonators
−
+ 
s
s2
i
p
op
bi
bs2
C
C
C
C
C
C
C
iC
*
Figure 4.11 The loading of the opamp in reported single-opamp resonators [3] [4].
unfavorable trade-off are not well suited for low supply voltage operation.
4.5 DD SC Resonator Design
In the design of BP ∆Σ modulators, the first task was to select or to design a suit-
able resonator structure. Among discrete-time resonator topologies, the DD resonator
was found to have the highest potential for a high-performance resonator such as was
mentioned earlier. To keep power dissipation low enough it was clear that only a
single-opamp DD SC resonator could be used. Therefore, the SC resonator structures
in Figures 4.9 and 4.10 were the starting point for design. However, the capacitive
loading of the amplifier proved to be a problem in these structures when the internal
signal swings of the BP ∆Σ modulator were scaled down. Therefore, a new single-
opamp DD SC resonator without the loading problem was designed.
During the work the originally-designed SC resonator, known as Version I, was
further improved, leading to Versions II and III. These structures are closely based on
Version I but the power dissipation has been significantly reduced by using the ampli-
fier more effectively. Because all the resonator versions have been used to implement
BP ∆Σ modulators, they are presented separately in the following sections.
4.5.1 Version I
The operation of the developed DD SC resonator can be seen in Figures 4.12 and
4.13a-d. In clock phase 2, the charge in the sampling capacitor Cs is summed with the
charge in either of the integration capacitors CiA or CiB. In the clock phase 1, a new
sample is taken from the input and the output of the resonator may be sampled by the
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Figure 4.12 The designed single-opamp DD SC resonator (Version I).
following circuit. The delay of two clock periods is implemented using two branches
(A & B), in which the signal value is alternately integrated. The sample integrated
two clock periods earlier is stored in the integration capacitor of the respective branch.
The DD resonator feedback factor of minus one is realized by switching integration
capacitors alternately on the opposite nodes of the opamp.
Using differential signals and assuming no component mismatches, we can write
the output signal in the z-domain as
Vod(z) =
−CsCi z−1
1 + z−2
Vid(z), (4.16)
which is a resonator with a center frequency at fs/4.
The resonator is implemented with only one opamp, so it is, in that sense, com-
parable to the approaches in Figures 4.9 and 4.10. However, the improvement is that
the large feedback capacitor (Figure 4.11: C∗i between ground and opamp input) is
never connected to load the opamp. Figure 4.14 illustrates the loading of the designed
resonator during different clock phases. Using the terms in Equation (4.14), the equiv-
alent load of the resonator during the integration phase (I) is given by
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Ceq(k) = (1 + 2δk + 2δ)Cs +
(
1 +
Cp
kCs
+
1
k
)
Cop +(1 + 2δ)Cp (4.17)
and during the sampling/holding phase (S) by
Ceq(k) = 2δk ·Cs +
(
1 + CpkCs
)
Cop
+(1 + 2δ)Cp +
[
(1 + δ)
(
k + CpCs
)]
Cmin
2
. (4.18)
we can see that the equivalent capacitive load of the proposed resonator remains rather
constant with large scaling ratios.
4.5.2 Version II
If the operation of the resonator in Figure 4.12 is considered in detail, it can be noted
that during clock period 1 the charge is only carried forward to the next circuit. The
charge transfer can already be performed in the integration phase, when the opamp
is active only during clock period 2 (Figure 4.15). The same opamp may be shared
between two resonators, which means that using the resonator structure in Figure 4.15
it is possible to realize a 4th-order BP ∆Σ modulator with only one opamp. The only
consequence of sharing the opamp between the resonators is that the sampling capac-
itors of the second resonator have to be separate for signal branches A and B. The
generation of the clock signals is not more complicated than in the two-opamp imple-
mentation. A disadvantage is the bottom plate parasitics of the integration capacitors
and switch parasitics, which load the opamp. The memory effect of the opamp input
and output parasitics also has to be considered more carefully. Figure 4.11 illustrates
the loading of the resonator by removing C∗i from the opamp input and by adding three
bottom plate parasitics of Ci (two resonators) to the opamp output. The equivalent load
of the resonator is given by
Ceq(k) = (1 + 4δk + 4δ)Cs +
(
1 + CpkCs +
1
k
)
Cop
+(1 + 4δ)Cp +
[
(1 + δ)
(
k + CpCs + 1
)]
Cmin
2
. (4.19)
4.5.3 Version III
The power efficiency of the Version I resonator can also be improved by applying the
double-sampling SC technique, which also relieves the amplifier design, compared
to Version II (Figure 4.16). The operation of the double-sampling resonator is quite
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Figure 4.15 The circuit configuration to realize the DD resonator during a half clock period
(Version II).
similar to the earlier versions and can be seen in Figures 4.16 and 4.17a-d. The input
signal is sampled alternately by paths 1 or 2; when one path is in a sampling phase
the other is in an integration phase, which doubles the effective sampling rate or the
opamp settling time. In the integration phase, the charge in the sampling capacitor
Cs is summed with the charge in the integration capacitor Ci of the respective branch.
During integration the output of the resonator is also sampled by the following circuit.
The delay of two clock periods is achieved using two integration branches(1&2), in
which the signal value is alternately integrated at a frequency which is half of the
effective sampling rate. The sample integrated two clock periods earlier is stored in
the integration capacitor. The DD resonator feedback factor of minus one is realized
by switching integration capacitors alternately on the opposite nodes of the opamp.
In the discrete-time domain the output signals of the resonator can be written as
4.5 DD SC Resonator Design 93
-
 
+
1
1
1
1
2
2
2
IM
IP
C
C
C
C
fclk
2
1
12
2
1
12
2
A1
B1
A2
B2
A
A B
B
B1
A1
B2
A2
i1p
i2p
i1m
i2m
2
2
1
1
OP1
OP2
OM1
OM2
1
2
A
B
A1
B1
A2
B2
C s
m
1
C s
m
2
C s
p 2
C s
p 1
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vop(n−4)Ci1p = vom(n−6)Ci1p + vim(n−5)Csm1
vop(n−3)Ci2p = vom(n−5)Ci2p + vim(n−4)Csm2
vop(n−2)Ci1m = vom(n−4)Ci1m + vim(n−3)Csm1
vop(n−1)Ci2m = vom(n−3)Ci2m + vim(n−2)Csm2
vop(n)Ci1p = vom(n−2)Ci1p + vim(n−1)Csm1
(4.20)
etc. The vom can be obtained correspondingly by interchanging subscripts m and p
with each other in the equations. Using differential signals and assuming no com-
ponent mismatches, the output signal in the z-domain is similar to that in Equation
(4.16). Figure 4.11 illustrates the loading of the proposed resonator by removing C∗i
from the opamp input and by adding another bottom plate parasitic of Ci to the opamp
output. The equivalent load of the proposed resonator is given by
Ceq(k) = (1 + 2δk + 2δ)Cs +
(
1 + CpkCs +
1
k
)
Cop
+(1 + 2δ)Cp +
[
(1 + δ)
(
k + CpCs + 1
)]
Cmin
2
. (4.21)
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4.6 Comparison
Comparing Equation (4.15) to Equations (4.18), (4.19), and (4.21), we see that, unlike
in the earlier single-opamp structures (Figures 4.9 and 4.10), the equivalent capaci-
tive load of the designed resonators remains rather constant with large scaling ratios.
Instead, in [4] the load starts to increase as a result of the large capacitive load con-
nected to the opamp input. The equivalent capacitive load, multiplied by the number
of amplifiers needed per resonator and divided by the available settling time as clock
periods, gives a fair estimation of the power efficiency. The loading of the designed
resonators and that in [4] are plotted in Figure 4.18 as a function of the signal level
scaling ratio k. The parasitic capacitances were estimated from an opamp designed
for a 2.7V 85MHz BP ∆ΣM in a 0.35µm CMOS process.
At first the equivalent load capacitance of the designed resonators decreases, be-
cause the effects of the opamp input and output capacitances are reduced by an in-
creasing feedback factor. With a very large scaling ratio, Ceq begins to increase slowly,
because the sampling capacitance of the next stage starts to dominate. The equivalent
load of the resonator in [4] initially decreases for the same reason, but the effect is
soon offset by the increase in the total capacitive loading at the input.
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Some properties of previously-reported double-delay SC resonators are summa-
rized in Table 4.1. We can see from the table and from Figure 4.18 that power savings
are achieved, compared to the SC resonator in [4], using the Version I resonator. A
theoretical paper on a similar structure has also been published in [12], which has
been done as work parallel to ours [5] [10] [11]. The other structures published earlier
are inferior to that in [4] in the sense of the most important properties (Nopa, tsettling
or signal scaling). Therefore they are not considered in more detail. The designed
Version II and III resonators are superior to the others, according to Figure 4.18 and
Table 4.1. Consequently, the power dissipation can be roughly halved compared to the
Table 4.1 Characteristics of different DD SC resonators.
Reference [14] [13] [11] [12] [9] [4] [7] [3] [8]
Version III II I
Nopa 1 0.5 1 4 1 2 1 2
Ncap 8 6-8 6 12 10 12 8 14
Nswitch 28 20(22) 20 40 40 48 28 44
tsettling Tclk Tclk/2 Tclk/2 Tclk Tclk Tclk Tclk/2 Tclk/2
Nclk 8 12 8 4 5 2 8 2
scaling good good good good poor poor poor poor
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resonator structure in [4], with only a more complicated clocking scheme. Version III
gives small power savings, together with easier implementation compared to Version
II. Different nonidealities can significantly reduce the performance of analog circuitry
and their effect is analyzed in the following section.
4.7 Nonidealities
4.7.1 Capacitor Mismatch and Image
Capacitor mismatch is one error source in SC structures. If we first assume that the A
and B paths in Versions I/II (1 and 2 paths in Version III) are identical but that there is
mismatch between differential branches, we can mark{
Cip = (1 + εi)Cim = (1 + εi)Ci
Csp = (1 + εs)Csm = (1 + εs)Cs
, (4.22)
where ε is the relative mismatch between differential nodes. Assuming that there is
mismatch in both capacitor ratios the differential gain of the resonator will vary at
the frequency of fs/4, because the integrating capacitors are connected alternately on
the opposite nodes of the opamp. The effect of the gain variation can be modeled by
an fs/4-multiplier before the resonator. The possible DC offset or the 1/f noise at the
resonator (modulator) input will be partly transferred to the notch frequency as a result
of the fs/4 multiplication and the differential error voltage at the resonator output can
be written as
vnoiseod ≈
(
εs · εi
1 + εi
)
Cs
Ci
vnoisedc,in , (4.23)
where the term vnoisedc,in includes the DC offset and the 1/f noise at the resonator input.
The error magnitude will not be significant until the ratio errors are in the order of a
few percent and the vnoisedc,in is a few dozen millivolts.
Some behavioral level transient simulations have been performed in the ELDO
program for a 1b 2nd-order BP ∆ΣM structure (MFB in Figure 2.7 with N=1), which
consists of the designed DS SC resonator, a comparator, and a feedback logic. The
FFT has been calculated from 16384 windowed (Kaiser β=13) samples using MAT-
LAB. The opamp model was a folded-cascode amplifier with a GBW of 8 times the
sampling frequency and a DC gain of 80dB to eliminate the effect of the finite DC
gain and GBW. A DC offset as large as 100mV was added to the opamp model to
verify Equation (4.23). The switches were modeled with an on-resistance of 10Ω and
parasitic capacitors of 1fF between the switch terminals. In Figures 4.19a and b there
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Figure 4.19 Simulation results with mismatches in capacitor ratios; a) εs=-0.05, b) εi=-0.05
and c) εs=-0.05 and εi=-0.05. Nominal parameters: Cs=0.5pF, Ci=2.5pF, opamp input parasitic
Cp=0.5pF, fs=80MHz and a -9dBr input signal.
is no clear frequency component at the notch frequency when a capacitor mismatch
of 5% was separately set between the differential branches. Instead, in Figure 4.19c a
clear frequency component at a notch frequency 79dB below the signal level appears
in the output when there is a 5% capacitor mismatch in both capacitor ratios (εs and
εi in Equations (4.22) and (4.23)). According to Equation (4.23) the noise compo-
nent (vnoiseod ) is 47.6µV or 92dB below the reference level (±1.0V reference voltages).
Hence, the simulated result of 88dB below the reference level (79dB below -9dBr
input signal) corresponds quite well to the theory.
In double-sampling structures the output can be written as [7]
Vod(z) = H(z) [Vid(z)+ γVid1(z)] , (4.24)
where γ is the gain error between paths. The term γVid1 will cause an attenuated copy
of the signal at the ∆Σ modulator output. If there is a ratio error of capacitances
between paths in Versions I/II
γ = CiA
CiB
−1 (4.25)
and in Version III
γ = (Ci1/Cs1)
(Ci2/Cs2)
−1. (4.26)
Assuming opamp settling behavior to be linear, the difference between the on-times
of the integration clock signal creates a similar gain error between paths in all the
versions and, furthermore in Version III a difference between the sampling clocks.
Hence, for Version III
γ≈ tA1
tA2
−1 or γ≈ tB1
tB2
−1 or γ≈ t1
t2
−1. (4.27)
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4.7.2 Amplifier DC Gain and GBW
The amplifier characteristics affect each of the resonator versions somewhat differ-
ently. To simplify the analysis, Version III is first studied in detail and after that the
special characteristics of Versions I and II are discussed. Finally, the results of the
analysis of all versions are collected.
4.7.2.1 Version III
The finite DC gain(ADC) and non-zero input capacitance(Cp) of the opamp have an
effect on resonator performance. We have [15]
vop,m(n) = vCi(n)− 1ADC vop,m(n) (4.28)
and
β = Ci
Cs +Cp +Ci
, (4.29)
where vCi is the voltage over the Ci and β the feedback factor of the opamp. Here
CDAC has been shared with Cs. Using the z-transform and by simplification, we get,
for Version III
Vod(z) =
−CsCi
(
1
1+ 1βADC
)
z−1
1 + CpCi
(
1
ADC+ 1β
)
z−1 +
(
1+ 1ADC
1+ 1βADC
)
z−2
Vid(z), (4.30)
where the z−1 term is insignificant, with a typical Cp/Ci ratio of the order of ˜0.2
(Figure 4.20). We notice that the notch frequency moves very slightly as a result of
the low DC gain. The notch depth (Q-value ) decreases as a result of low ADC when
β is smaller than one. The effect of the error in the p2 term (Equation (4.3)) on the
Q-value resulting from low DC gain is plotted in Figure 4.20 with different feedback
factor values. Naturally, the required DC gain depends on the band of interest or on
the oversampling ratio.
The same BP ∆ΣM as was used in Section 4.7.1 was simulated using opamp DC
gains of 80dB, 55dB, and 30dB and the output spectra are shown in Figure 4.21. When
the opamp DC gain is as low as 30dB (Figure 4.21d) the notch frequency moves
slightly (below 0.2%) and the Q-value decreases, according to Equation (4.30). A
small resonance frequency error may also be detected in the simulated spectrum but
ultimately, the finite DC gain has only a minor impact on the performance of the
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Figure 4.20 The performance degradation of the resonator (Version III) resulting from the finite
DC gain of the opamp.
resonator.
The finite GBW of the opamp can cause charge transfer error because of incom-
plete settling. The opamp output voltage (Figure 4.22) can be written as
vo(t) = vo(t = 0)+
1
β (va(t)− va(t = 0)) . (4.31)
Assuming linear settling of the folded-cascode opamp we have
va(t) = va(t = 0)exp(−β ·GBW · t) . (4.32)
The initial conditions can be calculated from the capacitor voltages at the switch-
ing action using the charge conservation principle. By writing the charge equations
for each node we can solve
va(t = 0) = β(1−β)Ci+CLtot [(CLp∓CLbb)vo(n−1)
+CLtotvo(n−2)+ CsCi (Ci +CLtot)vin(n−1) ]
(4.33)
and
vo(t = 0) = 1(1−β)Ci+CLtot [
(CLp∓CLbb)vo(n−1)+Ci(β−1)vo(n−2)+ βCsvin(n−1) ]
, (4.34)
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Figure 4.21 Simulated output spectra of a 1b 2nd-order BP ∆ΣM using the designed DS
SC resonator structure compared to the nonideal model in Equation (4.30). a,b) ADC=80dB,
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Figure 4.22 A simplified schematic of opamp loading during settling.
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where
CLtot = CLs2 +CLp +CLbb. (4.35)
The CLs2 is the load of the next stage, the CLp is the total parasitic of the opamp
output, and CLbb is the bottom plate parasitics of the two integration capacitors. In
the previous calculations it is assumed that the voltage over Ci is equal to the output
voltage or that the effect of the finite DC gain has not been observed. In Version III
the available settling time of the opamp tsett ∼ 1/ fs = T . Solving Equation (4.31) in
the discrete time domain we get the following terms in Equation (4.3)
g0 =−CsCi
β−(1+CLtot/Ci)(1−exp(−β·GBW ·tsett ))
β−(1+CLtot/Ci)
p1 =
(CLp±CLbb)exp(−β·GBW ·tsett )
(1−β)Ci+CLtot
p2 = (1−β)Ci+CLtot (1−exp(−β·GBW ·tsett ))(1−β)Ci+CLtot
. (4.36)
We can see that the finite GBW causes error in the notch frequency (p1-term) as a
result of the memory effect of the parasitic capacitors. However, the effect is, in any
case, negligible, with β in the order of 0.7 (Figure 4.23). The Q-value also decreases
slightly with a very low gain bandwidth of the opamp (Figure 4.23).
Behavioral level transient simulations of the 2nd-order 1b BP ∆ΣM were per-
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Figure 4.24 Simulated output spectra compared to the nonideal model in Equation (4.36). a)
GBW=1.5· fs b) GBW=0.75· fs (parameters equivalent to Figure 4.19, 5% bottom plate para-
sitics of Cis have been added).
formed using an opamp DC gain of 80dB and by setting the opamp input transconduc-
tance to values of 1.5mS and 0.75mS (Figure 4.24). These are equivalent to GBWs
of 1.5 times and 0.75 times the sampling frequency. In Figure 4.24a a GBW of 1.5 fs
does not degrade the performance of the resonator and the simulated output spectrum
corresponds well to the model. A GBW of 0.75 fs quite clearly decreases the Q-value
but it is hard to detect a resonance frequency error from the simulated output spec-
trum (Figure 4.24b). Instead, the model indicates a small frequency error of 0.5% and
a larger degradation in the Q-value than in the simulation.
4.7.2.2 Version II
In Version II an opamp is shared between two resonators, which causes coupling be-
tween the outputs of the resonators, which has to be analyzed on a BP ∆Σ modulator
level (Figure 4.25). In a 1b ∆Σ modulator the gain over the quantizer is not defined
and we may assume it to be 2k2. By ignoring the denominator (poles), we obtain
ST F(z) = g01
(
g02 + d2
2k2
k1
)
z−2 (4.37)
and
NT F(z) = 1 +
(
p21 + p22−d1 g02k12k2 −d1d2
)
z−2 + p21 p22z−4, (4.38)
where the g-terms describe the gain and the p-terms the errors (ideally one) in the
Q-value of the resonators. The k-terms are signal level scaling coefficients and the
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(Version II).
Table 4.2 Coefficients in Figure 4.25 as a function of ADC and GBW of the opamp (subscript
m refers to 1st and 2nd resonator).
ADC GBW
g0m=1,2 −CDACmCim
(
1
1+ 1βmADC
)
−CDACmCim
βm−(1+CLtotm/Cim)(1−exp(−βm·GBW ·tsett ))
βm−(1+CLtotm/Cim)
p2m=1,2
(
1+ 1ADC
1+ 1βmADC
)
(1−βm)Cim+CLtotm(1−exp(−βm·GBW ·tsett ))
(1−βm)Cim+CLtotm
dm=1,2 CpCim
(
1
ADC+ 1βm
) (CLp (±)1(+)2 CLbb
)
exp(−βm·GBW ·tsett )
(1−βm)Cim+CLtotm
d-terms are the coupling coefficients between resonators. The terms as a function of
opamp characteristics are listed in Table 4.2 and the parameters used in the equations
are described in Table 4.3. We can see that opamp nonidealities cause a gain error
for the STF and slightly move the zeros of the NTF from their ideal value of fs/4 to
fs/4±∆ f and decrease the Q-value.
Assuming a white quantization noise and a notch frequency of fs/4, the in-band
noise power of a 4th-order BP ∆ΣM is
n20 =
∆2
6
(
a
OSR
− b
pi
sin(
pi
OSR
)+
c
2pi
sin(
2pi
OSR
)
)
, (4.39)
where ∆ is a quantization step, OSR an oversampling ratio, and
a = 0.5
(
1 +
(
p21 + p22−d1 g02k12k2 −d1d2
)2
+ p221 p
2
22
)
b = (1 + p21 p22)
(
p21 + p22−d1 g02k12k2 −d1d2
)
c = p21 p22
. (4.40)
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Table 4.3 Parameters and capacitances used in the equations in Table 4.2.
Parameter Description
Cs sampling capacitance
CDAC DAC capacitance
Ci integration capacitance
Cp opamp input parasitic capacitance
CLp opamp output parasitic capacitance
CLbb total bottom plate parasitics of Cis
CADC total ADC input capacitance
CLtot1 CLp +CLbb +Cs2
CLtot2 CLp +CLbb +CADC
β1 Ci1/(CDAC1 +Cp +Ci1)
β2 Ci2/(Cs2 +CDAC2 +Cp +Ci2)
km=1,2 Cim/CDACm
Table 4.4 The effect of the finite GBW in Version I.
g0 −CDACCi
(
1 + 1βS exp(−βS ·GBWS · tsett)
) βI−(1+CLtotI/Ci)(1−exp(−βI ·GBWI ·tsett ))
βI−(1+CLtotI/Ci)
p1
(
1 + 1βS exp(−βS ·GBWS · tsett)
) (CLp±CLbb)exp(−βI ·GBWI ·tsett )
(1−βI)Ci+CLtotI
p2
(
1 + 1βS exp(−βS ·GBWS · tsett)
)
(1−βI)Ci+CLtotI(1−exp(−βI ·GBWI ·tsett ))
(1−βI)Ci+CLtotI
CLtotI CLp +CLbb
βI Ci/(CDAC +Cp +Ci)
βS Ci/(Cp +Ci)
4.7.2.3 Version I
In Version I the integration is performed during clock phase 2 (I) and the charge is
only transferred forward during clock phase 1 (S). Therefore, during clock phase 2 the
amplifier operates in a similar way to in Version III. Only the available settling time
and capacitive load differ from Version III. Hence, the finite DC gain of the opamp has
an effect on the transfer function, as in Version III (Equation (4.30)). The finite GBW
of the opamp leads to extra terms in Equation (4.36) as a result of settling during clock
phase 1 (Table 4.4).
4.7.2.4 DC Gain and GBW Summary
The requirements of an amplifier have to be estimated by considering the quantiza-
tion noise shaping of the BP ∆Σ modulator. The in-band noise power of a 4th-order
BP ∆ΣM was studied in Chapter 2 (Equation (2.28)) and the special characteristics
of opamp sharing between two resonators in Equation (4.39). Using these equations
and the resonator nonidealities that were earlier calculated we can plot opamp require-
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Figure 4.26 The required characteristics of the opamp, if the in-band noise is allowed to in-
crease by 1dB with two identical resonators in a 4th-order BP ∆Σ modulator (tsettling = 0.4/ fs
for Versions I/II, 0.9/ fs for Version III, Cs=0.6pF, Ci=3.3pF, CLp=1.0pF, CLbb=(2;4)*0.04Ci,
Cp=0.6pF, CLs2=0.55pF).
ments if we allow the in-band noise power to increase by 1dB as a result of opamp
DC gain and gain bandwidth separately (Figure 4.26). For the sake of simplicity the
capacitance values and GBW of the opamp in both resonators are assumed to be equal.
We can see that a DC gain about 10dB higher is required in Version II, compared to
Version I and II with high OSRs. This is due to the signal coupling mechanism (Sec-
tion 4.7.2.2). Version II also requires a higher opamp GBW than Version I, regardless
of the equal settling times, because of higher capacitive loading during the integration
phase and also the signal coupling mechanism. The GBW requirements in Version
III are relaxed considerably compared to Versions I and II because of the available
settling time enabled by the double-sampling technique. Naturally, the requirements
are relaxed with a lower OSR and an inferior amplifier can be used.
4.7.3 Amplifier DC Offset
The possible DC offset of the amplifier causes error at the DC frequency; the output
error voltage is
Vout =
(
2 +
Cs
Ci
)
Vo f f . (4.41)
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Figure 4.27 Circuit schematics for clock feedthrough calculations.
Because the band of interest is around pi/2 the component is of no consequence. As
a second-order effect, the largely attenuated DC offset will be shifted to the notch
frequency because of fs/4 clock signals at the opamp input and, if necessary, can be
removed using a digital DC calibration. The 1/f noise can be thought of as behaving
in a way similar to that of the offset voltage and it is of no consequence.
4.7.4 Switches
Possible mismatch between the switches connected to the resonator input will cause
a clock feedthrough component at the notch frequency ( fs/4) (Figure 4.27a). We
shall denote the mismatch error between the pMOS and nMOS transistors of CMOS
switches in the positive node εp and in the negative node εm, respectively. Further-
more, there can be mismatch (δ) between switches in the differential nodes. By
terming the nominal total parasitic capacitances of the switches between the gate and
the channel (signal path) cp, we can derive the clock noise (f= fs/4) at the resonator
output as
vclkod,noise ≈
cp
Ci
[(1 + δ)εm− εp]Vdd , (4.42)
where Vdd is the positive supply (negative equal to 0). This is a first-order approx-
imation but it gives an adequate estimate of the magnitude of error. The difference
between the on/off times of the switches can also cause clock feedthrough as a result
of incomplete cancellation, regardless of the switch matching.
The 1b 2nd-order BP ∆ΣM used earlier was again simulated in ELDO using a
near-ideal opamp model (ADC=80dB and GBW>8 fs). The fs/4 switches connected to
the opamp input and output were modeled by a CMOS switch using an on-resistance
of 10Ω (near-ideal) and parasitic capacitors of 10fF between the switch terminals.
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A simulated output spectrum without switch mismatches is shown in Figure 4.28a.
Then a 5% mismatch between parasitic gate-to-channel capacitors in both differential
branches is added to a CMOS switch model driven by the A1 clock signal. In Figure
4.28b the simulated output spectrum does not contain any frequency component at the
notch frequency, as Equation (4.42) predicts. However, if the size of the switch para-
sitic capacitors in one input switch is changed by 5%, a frequency component appears
at the notch frequency 76dB below references (Figure 4.28c). This corresponds a dif-
ferential error (δ) of 5% and the other error terms in Equation (4.42) are zero. Hence,
the frequency component should not be visible according to Equation (4.42) and the
first-order approximation does not work correctly in this example. Next, different mis-
match errors of 5% and 3% in differential nodes are added to a CMOS switch model
driven by the A1 clock signal. In Figure 4.28 this causes a frequency component at
the notch frequency 56dB below the reference level, which is near the value of -60dBr
predicted by Equation (4.42). When the previous mismatch errors had been set to
values of 2% and 1% a -74dBr clock feedthrough component was simulated. The
component level decreased 18dB, corresponding to Equation (4.42). As a conclusion,
the calculated first-order approximation for the clock feedthrough in Equation (4.42)
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does not give a good estimate of the level of the fs/4 clock feedthrough component at
the output when there is only differential mismatch (δ) between input switches. How-
ever, it illustrates well the importance of switch matching for the clock feedthrough
level, as even a 1% mismatch in one input switch will cause a clock feedthrough com-
ponent of the order of -78dBr. Therefore, it is evident that the component has to be
removed using a digital DC calibration after a digital down-conversion.
The switches at the resonator output are also driven by the clock signals at a fre-
quency of fs/4 (Figure 4.27b). Assuming the same relation between these switches,
we obtain
vclkod,noise ≈
cp
Ci +
(
1 + CiC1
)
C2
[(1 + δ)εm− εp]Vdd , (4.43)
where C1 is the total parasitic capacitance resulting from the switches connected to
the input side of Ci and C2 is the total parasitic capacitance connected to the output
side node of Ci at the switching moment. In the previous equations it is assumed that
the switches driven by the clock signals of X(A) or iX(B) are always turned on be-
fore, and off after, the other switches. In the implementation of the 4th-order BP ∆Σ
modulator the generated clock noise of the switches is caused mainly by the first res-
onator, because the noise of the second stage is shaped in the loop by the second-order
transfer function and will be negligible. The parasitic capacitances C1 and C2 include
voltage-dependent parts, because of the switch transistors. However, the voltage over
C1 is relatively constant between clock periods and C2 will be dominated by the bot-
tom plate parasitics of the integration capacitors. Furthermore, in an 80MHz circuit
implementation, Equation (4.43) parameter C1 may be of the order of 10−14, Ci of
the order of 10−12, and C2 of the order of 10−13. This leads to a denominator over
10 times larger than in Equation (4.42) and therefore the clock feedthrough noise is
dominated by the fs/4 switches connected to the opamp input.
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Chapter 5
Implemented BP ∆Σ
Modulators
All the designed and implemented BP ∆Σ modulators are targeted for the digital IF
receiver architecture and are implemented with a 0.35µm (Bi)CMOS technology and
operate with a 3.0V supply. They combine frequency down-conversion with analog-
to-digital conversion by directly sampling an input signal from an intermediate fre-
quency of 60-100MHz to a digital intermediate frequency of 10-20MHz. The circuits
operate at a sampling frequency of 80MHz, for example, in order to keep the clock
jitter requirements low enough.
The first implemented BP ∆ΣM is based on Version I of the designed SC resonator.
Hence, two opamps operating at full sampling frequency are required in order to real-
ize a 4th-order transfer function. The second implemented 4th-order BP ∆ΣM utilizes
Version II of the designed SC resonator and therefore only a single opamp is needed,
to implement two DD resonators. The two implemented cascade architectures are
also based on the Version II resonator. The fourth implemented BP ∆ΣM circuit (the
fifth architecture) is preceded by a decimation sampler which decreases the effective
operation frequency of the ∆ΣM to 40MHz but remains at a sampling frequency of
80MHz. Utilizing the double-sampling SC resonator, called Version III, the operating
frequency is further reduced to 20MHz.
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Figure 5.1 A block diagram of the 4th-order BP ∆Σ modulator with scaling coefficients (k1,
k2).
5.1 Single-Bit 4th-order BP ∆ΣMs
5.1.1 Loop Filter
A block diagram of the 4th-order (2-stage) BP ∆Σ modulator is presented in Figure
5.1 with the loop coefficients a and b. The n1 and n2 determine the feedback loop
delays. The resonators have only one feedforward delay because such structures can
be implemented with one amplifier. The signal transfer function and quantization
noise are given by
V (z) =
z−2 ·U(z)+(1 + z−2)2 ·E(z)
1 + 2z−2 + z−4−az−(n1+2)−b(z−(n2+1) + z−(n2+3)) , (5.1)
where U is the z-transform of the input signal and E the z-transform of the ADC
quantization noise. If we require the denominator to be ideally equal to one, then we
have two possibilities for the coefficients and delays,
n1 = 0; n2 = 1; a = 1; b = 1 (5.2)
or
n1 = 2; n2 = 1; a =−1; b = 2. (5.3)
5.1.2 Two-Amplifier Circuit
The 4th-order BP ∆Σ modulator was implemented as a fully-differential switched ca-
pacitor circuit [1]. The block diagram of the implemented modulator is equivalent to
that in Figure 5.1 (Equation (5.2)) and the corresponding circuit schematic is shown in
Figure 5.2. The input sampling capacitances were set to 0.5pF and the same capacitors
were shared in the feedback DAC in order to minimize kT/C noise. The reference volt-
age levels were selected as ±0.7V ; hence the maximum differential input is 2.0VPP.
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Figure 5.2 The implemented BP ∆Σ modulator (lgnd=1.1V and hgnd=1.8V).
The thermal noise of the input stage integrated over 270kHz was estimated to be over
90dB below the full-scale signal. The kT/C noise of the second stage is divided by
the gain of the 1st stage and therefore the DAC capacitances of the 2nd stage were
selected as 0.1pF so as to minimize the loading of the 1st stage.
The two resonators were implemented using Version I of the DD SC resonator
structure introduced in Section 4.5.1. The internal signal swings at the output of the
first resonator were scaled down by a factor of five, setting the integrating capacitances
to 2.5pF. This is high enough with the Vre f /Vdd ratio of 0.23, which is depicted in
Figure 5.3 (see also Section 2.4.2). The size of the integrating capacitors at the second
resonator was optimized according to the load and the phase margin of the opamp,
which led to 2.0pF capacitors. The scaling ratio is higher than needed to accommodate
the signal swings but the small output swing is of no consequence, because of the 1-bit
quantization.
5.1.2.1 Clock Signals and Switches
The resonator structure requires 8 non-overlapping clock signals and two extra clock
signals to the bottom plate sampling. Furthermore, the inversions are needed to drive
the CMOS switches. The non-overlapping clock signals ’1’ and ’2’ were generated
with a conventional clock generator for SC circuits (Figure 5.4). The bottom plate
sampling clocks were also obtained from the same circuit. The clock signals of fs/4
were generated by dividing the full-speed clock by 4 using registers and, to ensure
correct timing, they were triggered by the selected signal (dclk1) of the basic clock
chain. The clocks have to be generated in such a way that the rising order of the
clocks is (X; iX), (A&X; A&iX; B&X; B&iX) and finally (1;2). Naturally, the falling
edges should be in the reverse order. The clock signals connected to the opamp input
were generated by dividing the full-speed clock by two, after which the correct rise
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Figure 5.5 The CMOS folded-cascode OTA.
and falling times were formed using the clocks dclk3 and dclk4 from the basic clock
chain, and finally the signals were gated with the X clocks. The feedback signal (FB)
ensures that the feedback path of the opamp has been connected before any voltage is
connected to the opamp input, because this would slow the settling. The FB signal is
only an extra check and it does not have any effect on clock generation during normal
operation.
The clock circuit uses a separate digital power supply. To ensure that the digital
noise did not couple to the analog parts via clock signals, a separate power supply
was used for the last inverters in the clock generator. These inverters also operate as
buffers and are larger than the other cells.
In the IF sampling receiver a high-speed input signal (100MHz) has to be sampled
without introducing too much distortion. However, the on-resistance of an nMOS
switch at the input is signal-dependent, increasing the nonlinearity of the modulator.
To keep the on-resistance of the input switches signal-independent, a bootstrap circuit
similar to that in Figure 2.29 was used in the sampling stage.
The other switches at the modulator were implemented as CMOS switches. The
switches driven by the X clock were larger than the others so as to reduce the time
constant of the feedback.
5.1.2.2 Operational Amplifier, Comparator, and DAC
The operational amplifiers in the resonators were implemented using a folded-cascode
topology (Figure 5.5 and Table 5.1). The amplifier has an nMOS input pair in order
to increase the transconductance and, therefore, the drive capability of the amplifier.
The nMOS differential pair has to be biased at a high input common-mode voltage
but, on the other hand, a low common-mode level is required in the sampling stage.
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Table 5.1 Component dimensions in the OTA.
Transistor Dimensions
M1 220/0.55
M3 780/0.5
M5 800/0.4
M7 770/0.6
M9 1800/1.3
M11 700/2
C1 0.2pF
C3 0.4pF
Table 5.2 Simulated characteristics of OTA.
GBW 456MHz
SR 370V/µs
PM 62.5 o
ADC 62.5dB
Output swing 1.8VPPdi f f
Isupply 9.4mA
Therefore, a low common-mode level of 1.1V was used at the modulator input in the
sampling phase but in the integration phase the level was raised to 1.8V. The common-
mode feedback was implemented by a switched-capacitor technique. The simulated
performance of the designed OTA is summarized in Table 5.2.
The quantizer was implemented as a regenerative type comparator (Figure 5.6)
followed by an SR flip-flop. After latching, the DC path between positive and negative
power supply is switched off using the pMOS transistors M3 & M4.
The feedback voltages were generated using logic gates and switches (Figure 5.7).
The output bit of the comparator is delayed using registers. The correctly delayed bit
and the feedback clock signal drive the NAND gate and the output is used to control
the feedback switches after buffering.
5.1.2.3 Experimental Results
The implemented chip was packed in a 44-pin CQFP, which was directly mounted on
a 2-level PCB. The ground plane was divided into separate analog and digital parts.
The simplified measurement arrangement is shown in Figure 5.8. Three separate sup-
plies, analog, digital, and one for the clock buffers, were stabilized with 100nF surface
mount capacitors, which were placed on the other side of the board immediately below
the chip pins. 1µF capacitors were added on to the PCB further away from the chip.
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Reference voltages and ground levels were generated on the board with trimmers and
stabilized in the same manner as the supplies.
The 80MHz clock was obtained from a crystal oscillator, which was placed on
the external board. The 5V clock signal was resistively divided to a 2.5V peak-to-
peak signal. The 100MHz input signal was generated using an RF signal generator
(RFG) and low-pass filtered by a 150MHz passive LP filter before its conversion to
differential form by means of a passive balun. The output signal was buffered on
the board and the 1-bit data were collected with a logic analyzer (LA). A 65536-
sample FFT was calculated from the windowed (Kaiser β=13) measurement data using
MATLAB.
The measured output spectrum with a 100.03MHz input signal is shown in Figure
5.9a-d. In the resonator structure the clock signal is directly at the notch frequency
and the feedthrough component can be seen 65dB below the signal level (Figure
5.9c). However, this feedthrough component is near-constant with all input signal
levels (Figure 5.11) and will be transferred to DC in the down-sampling and can be
almost entirely removed using digital DC calibration. The resonator has two integra-
tion paths and the mismatch between them causes an image signal, which is as low as
63dB below the signal in Figure 5.9c. The path mismatch can be caused by the ratio
error between the integration capacitances and/or by the different on-times of the inte-
gration clocks. The very low image signal will cause only marginal I/Q mismatch and
has no impact on the system performance. The third harmonic distortion component
can also be observed in Figure 5.9c and it is 73dB below the signal level.
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Figure 5.11 Levels of clock feedthrough and image component in the measurement of the
SNR/SNDR curves together with the third harmonic.
The measured SNR and SNDR curves over a 270kHz(GSM) signal band are shown
in Figure 5.10. The SNDR is calculated without the fs/4 clock feedthrough and image
components, because the former can be corrected digitally and the latter is sufficiently
low as not to cause any performance degradation. The measured peak SNR and SNDR
are 80dB and 72dB, respectively. The SNDR curve over a 3.84MHz (WCDMA) band
is also plotted in Figure 5.10 and a peak value of 42dB, including all spectrum com-
ponents, is achieved. The levels of fs/4 clock feedthrough, image, and HD3 during
the SNR measurement with higher input signals are shown in Figure 5.11.
The noise floor was about 10dB higher than expected and the degradation was
probably due to clock jitter noise and/or coupling on the PCB. A dynamic range of
84dB was estimated with a 103MHz blocking test to eliminate the effect of the close-
in phase noise of the signal generator (Figure 5.9e-f). The total noise can be separated
into the quantization noise, the thermal noise ( kTC ), the opamp noise, the clock jitter
noise, and the disturbance/coupling noise on the PCB or on the chip. We may estimate
the in-band noise of the different noise sources over the GSM bandwidth. We can
calculate that the quantization noise power should be -106dB and the thermal noise
power -102dB, normalized to references. According to the opamp simulation, the
noise power of the first opamp is -113dB and hence insignificant. The crystal oscillator
should have a timing jitter below 1.0ps. If we estimate the jitter noise power using a
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Table 5.3 Performance summary.
Technology 0.35µm CMOS
Power Supply 3.0V
Power Consumption 56mW
Core Area 0.58sqmm
OSR 148 / 10
Signal Frequency 100MHz
Sampling Frequency 80MHz
Bandwidth 270kHz / 3.84MHz
SFDR 62dB
Peak SNDR 72dB / 42dB
Peak SNR 80dB / 42dB
IIP31) +30dBV
Dynamic Range 84dB / 46dB
Image rejection 62dB
Clock feedthrough level -72dBr
1)calculated from HD3
100MHz signal frequency and a timing jitter standard deviation of 0.5ps or 1.0ps, the
corresponding noise powers are -97dB and -91dB. These results are very close to the
measured noise floor in Figure 5.9f when the signal level of -7.1dBr is considered and
hence the clock jitter noise can be a limiting factor in the noise floor. On the other
hand, the noise floor rises when an in-band signal frequency is used (Figure 5.9c) and
this can be caused by the coupling mechanisms or by impurities in the input signal.
Hence the coupling and disturbance noise, rather than the timing jitter, are probably
what limits the measured maximum SNR. This was ascertained by using 20MHz and
60MHz input signals, which do not lead to better maximum SNRs.
The measured total power dissipation was 56mW, of which 85% was consumed
by the opamps. A microphotograph of the circuit is shown in Figure 5.12 and the
performance is summarized in Table 5.3.
5.1.3 Single-Amplifier Circuit
As mentioned earlier in Section 4.5.2, the same opamp can be shared between two
resonators, which means that it is possible to realize a 4th-order BP ∆Σ modulator
with only one opamp (Figure 5.13) [2]. The only consequence of sharing the opamp
between the resonators is that the sampling capacitors of the second resonator have
to be separate for the A and B signal branches. The generation of the clock signals
is not more complicated than in the two-opamp implementation. A disadvantage is
the bottom plate parasitics of the integration capacitors and switch parasitics, which
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Figure 5.12 A chip microphotograph.
load the opamp. The sampling capacitors of the second resonator load the amplifier
during the integration phase, unlike in the original structure in Figure 5.2, but this
is not a problem when signal scaling ratios are not much over 10 (Ci/Cs-ratio). In
the structure, the memory effect of the opamp input and output parasitics has to be
considered carefully.
The BP ∆Σ modulator was implemented as a fully-differential switched-capacitor
circuit (Figure 5.13) and the corresponding block diagram is equivalent to that in Fig-
ure 5.1 (Equation (5.3)) [3]. The input sampling capacitances of the first stage were set
to 0.6pF and the same capacitors were shared in the feedback DAC so as to minimize
kT/C noise. The reference voltage levels were selected as ±0.9V ; hence, the maxi-
mum differential input is 2.5VPP. The kT/C noise of the second resonator is divided
by the gain of the first resonator and therefore the DAC capacitances of the second
resonator were selected as 0.2pF so as to minimize the loading of the first resonator.
The signal level scaling requirements of the first stage are quite similar to those
shown in Figure 5.3, but the signal swings of the second resonator are roughly halved
as a result of the coefficients selected. The selection of the coefficients in Equation
(5.3) reduces the capacitive load of the first (and the second) opamp compared to the
second alternative (Equation (5.2)) because, in both cases, the DAC capacitances of
the second resonator are fixed by noise issues or technology constraints and now the
sampling capacitance of the second stage can be halved (b=2). By increasing the
integration capacitances the signal swings are scaled down by a factor of 5.5 and 11
at the outputs of the first and second resonator, respectively. The signal scaling factor
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Figure 5.13 A single-opamp 4th-order BP ∆ΣM.
Table 5.4 Component dimensions in the OTA.
Transistor Dimensions
M1 500/0.55
M3 500/0.5
M5 500/0.35
M7 300/0.6
M9 1300/1.3
M11 480/2
C1 0.2pF
C3 0.4pF
of the second resonator is again optimized according to the phase margin and settling
time constant of the opamp and is higher than needed for signal scaling.
5.1.3.1 Circuit Blocks
The resonator structure requires several clock signals (Figure 5.13) and they are gen-
erated in quite a similar way, as shown in Figure 5.4. The switches connected to the
ground terminal are implemented as nMOS and the others as CMOS switches.
The operational amplifier in the resonators is implemented using a folded-cascode
topology (Figure 5.5) with the component values shown in Table 5.4. The simulated
GBW, DC gain, and phase margin are 430MHz, 61dB, and 61◦, respectively. The
comparator in Figure 5.6 is used in the 1b quantizer.
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Figure 5.14 The measured output spectrum with a 59.965MHz -8.4dBr input signal (dashed
line GSM BW).
5.1.3.2 Experimental Results
The test setup was similar to that depicted in the previous section. In these mea-
surements a 60MHz input signal was used and it was low-pass filtered by a 100MHz
passive LP filter. The measured output spectrum of the 1b 4th-order BP ∆Σ modulator
is shown in Figures 5.14a and b. The image signal is 69dB and the third harmonic
83dB below the signal level, respectively (Figure 5.14b). The ∆Σ modulator has clock
signals at a frequency of fs/4=20MHz and the clock feedthrough component is 61dB
below the signal level (Figure 5.14b).
From Figure 5.14 we may see that the quantization noise does not limit the noise
floor. Instead, the resolution is limited by the clock jitter. This was ascertained by
lowering the input frequency from 60MHz to 20MHz, which clearly decreased the
noise at the notch frequency (about 5dB). The measured peak SNRs over GSM BW
were 85, 80, and 75dB using 20, 60, and 100MHz IF and out-off band input signals,
respectively. A further noise floor about 5dB lower was measured using a 40MHz
sampling frequency and 10MHz input signal. These results indicate a standard devi-
ation of the timing jitter over three picoseconds, which cannot be dominated by the
crystal oscillator. On the other hand the jitter noise was not sensitive to the crystal
oscillator used and therefore the clock noise has to be generated in the internal clock
circuit. This may be reduced by adding more digital supply pins or by using the input
clock signal for the sampling directly after buffering [4]. However, a high dynamic
range (86dB) and SNDR (78dB) were achieved over the GSM bandwidth (270kHz)
using a 60MHz input signal. More results, the SNDR curve, and a chip micrograph,
are presented, together with the results of the cascaded structures, in the next section.
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Figure 5.15 The architectures of the BP ∆Σ modulators.
5.2 Cascaded BP ∆ΣMs
One way to improve the resolution of the ∆ΣM is to utilize cascade architectures.
In the following sections two cascade topologies (4-0 and 4-4) providing different
levels of SQNR improvement are studied as a way to add multi-mode functionality to
the 4th-order BP ∆ΣM presented in the last section (Figure 5.15). In both circuits a
single-opamp 4th-order BP ∆ΣM is used as a design block.
5.2.1 4-0 BP ∆ΣM
One implemented prototype was a 4-0 cascade structure in which the output signal of
the first 4th-order stage was quantized by 4b resolution and processed by a post DSP
but only 1b was connected to the feedback. The architecture can be expected to lead
to the same resolution as a pure 3b structure [5] and therefore it is especially suitable
for WCDMA/cdma2000.
In the block diagram (Figure 5.15) the terms a1 and a2 are the gains of the res-
onators and k a multiplier in the DSP. In the loop an internal resolution of 1b was used
and therefore the gain over the comparator is not fixed. For the analysis we may use
a linearized model for the quantizer and assume that the gain is 1/(a1a2) and, if we
mark the ratio of voltage references in the 4b ADC and in the ∆ΣM by r, we have, for
the 4-0 structure,
V4−0(z) = z−2U(z)+(1 + z−2)2
((
1− 2k
r
a1a2
)
E1(z)+ kEq(z)
)
, (5.4)
where U is the z-transform of the input signal, E1 is the z-transform of the 1b, and Eq
that of the 4b ADC quantization noise. If we require the 1b quantization noise to be
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Figure 5.16 Principle of the comparators in the 3b ADC.
canceled (k = r/(2a1a2)), we obtain
V4−0(z) = z−2U(z)+ k(1 + z−2)2Eq(z). (5.5)
Hence, ideally the output signal includes only the quantization noise of the 4b ADC
shaped by the 4th-order transfer function and multiplied by the term k. The resolution
achieved can decrease as a result of mismatches between the analog and digital transfer
functions and/or a leakage of the multiplier in the ADC. The ADC is implemented in
two stages (1b+3b) in order to decrease the loading of the ∆ΣM (Figure 5.15). The
output of the multiplier DAC (MDAC) performing the required MSB subtraction is
sampled to the input capacitors of the 3b flash ADC (Figure 5.16). The flash ADC
includes pre-amplifiers followed by analog and digital latches. The digital signal post-
processing of the ADC output is realized in MATLAB.
In theory, the structure is capable of decreasing the quantization noise by 3 bits.
However, the output of the ADC has to be multiplied by the term k (Equation (5.5)),
thus amplifying its quantization noise. In order to retain some of the advantage, dif-
ferent reference voltages (r=±0.25V/±0.9V) are used in the ADC and DAC, which
lead to an eventual reduction of 13dB in the quantization noise power compared to
1-bit quantization in the pure 4th-order structure.
5.2.2 4-4 BP ∆ΣM
The 8th-order loop filter is realized by cascading two single-opamp 4th-order BP ∆ΣM
circuits. In the block diagram (Figure 5.15) the term c2 is the scaling factor of the
2nd-stage input. If we require the 1st-stage quantization noise shaped by the 4th-order
transfer function to be canceled (a2 = 1), we obtain
c1 = a1 =
1
c3
=
1
2
(5.6)
and we have
V4−4(z) = z−4U1(z)+
c3
c2
(1 + z−2)4E2(z). (5.7)
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Figure 5.17 The implementation (single-ended) of the combined summing and input circuit in
the 2nd stage of the 8th-order BP ∆ΣM.
Hence, ideally the output signal includes only the quantization noise of the 2nd stage
shaped by the 8th-order transfer function and multiplied by the term c3/c2.
At the input of the 2nd cascading stage, the analog (Y1) and digital output signal
(V1) of the 1st stage have to be summed and scaled down by the term c2 to accommo-
date the result into the input range of the 2nd stage (Figure 5.15). The block diagram
and the simplified circuit of the input stage are shown in Figure 5.17. The chosen
parameters are 
c1 = 0.5
k2 = 1a2 =
2.2pF
0.2pF = 11
c2 = 16.6 = 0.15
±Vcas =±c1c2 0.3pF0.2pF Vre f =±0.1Vre f
, (5.8)
where k2 is the output swing scaling factor of the second resonator in the 1st stage.
The input sampling capacitances of the 2nd stage were set to 0.5pF and part (0.3pF)
of the capacitance was shared in the feedback DAC (Figure 5.17). The integration
capacitances of the first resonator in the 2nd stage were scaled down from 3.3pF to
1.65pF, respectively. The other capacitors in the 2nd stage are similar to those in the
1st stage (Figure 5.13). The DSP required for the post-processing of the 2nd-stage
output and to combine the outputs from different stages is realized in MATLAB.
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5.2.3 Circuit Blocks
Most of the circuit blocks were introduced in the previous section. The current of
the 1st-stage opamp in the 4-4 cascaded structure is reduced by 20% compared to the
4th-order structure and the current of the 2nd stage by a further 12%.
The amplifier in the MDAC was implemented using a Miller-compensated opamp
(Figure 5.18)1. Because the load of the opamp is very different during the sampling
and multiplication phases, the size of the compensation capacitor is replaceable be-
tween phases. A pMOS input pair is used and hence a lower common-mode level of
1.1V can be used at the input and output.
5.2.4 Experimental Results
The prototypes were implemented as two different circuits on the same chip, a 1b
4th-order BP ∆ΣM including a 4b quantizer [3] and a 1b 8th-order BP ∆ΣM [6]. The
implemented chip was packed in a 44-pin CQFP and a similar measurement setup to
that used to achieve the earlier measurements was used.
The measured output spectrum of the 1b 8th-order BP ∆Σ modulator (4-4 cascade)
is shown in Figures 5.19a-d. The image signal is 45dB and the third harmonic 75dB
below the signal level, respectively (Figure 5.19d). The measured image level is 24dB
higher than in the 4th-order structure but still adequately low. Instead, the measured
clock feedthrough component is lower and hardly visible 78dB below the signal level
in Figures 5.19b and c. The second-stage input level was scaled down by the term 6.6
(Equation (5.8)) when a scaling factor of 3 would be high enough to ensure the proper
function of the 2nd stage. Hence, the measured SNDRs would be about 3.5dB better
1Designed by Jarkko Jussila and Lauri Sumanen
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Figure 5.19 a,b,c) The measured output spectrum with 59.965MHz -12.3dBr and d) -5.2dBr
input signal (dashed line b: DECT BW; c,d: IS-95 BW).
over the DECT and WCDMA bandwidths with the correct scaling factor.
The measured output spectrum of the 1b/4b 4th-order BP ∆ΣM (4-0 cascade) is
shown in Figures 5.20a and b. The image signal is 61dB, the third harmonic 65dB, and
the fs/4 clock component 70dB below the signal level, respectively. The measured
image level is 8dB higher and the fs/4 clock level 9dB lower than those measured with
the 1b structure. The noise floor at the notch frequency clearly rises compared to the
other structures. This is probably due to the increased substrate and/or supply noise,
which can be explained by the high-speed MDAC, the comparators, and the 4b output
buffers. However, the quantization noise at the band edges limits the performance
over the CDMA bandwidth (3.84MHz).
The 4-0 structure was found to be the most suitable for the WCDMA/cdma2000
bandwidth (3.84MHz) and the 4-4 cascade structure for the IS-95 (1.25MHz) and
DECT (1.762MHz) bandwidths. The 8th-order BP ∆ΣM is over-designed for the
GSM bandwidth (270kHz) and hence the pure 1b 4th-order ∆ΣM is the best choice for
the GSM. The SNDR curves measured using the most suitable structure for different
OSRs (bandwidths) are shown in Figure 5.21. The SNDR is calculated without fs/4
clock feedthrough and image, because the former can be corrected digitally and the
latter is too low to cause performance degradation. The SNDR achieved is almost
the same over the GSM BW, using 4th-order, and over the IS-95 BW, using 8th-order
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Figure 5.21 Measured SNDR curves over different bandwidths (’*’=GSM, ’o’=IS-95,
’x’=DECT, ’∆’=CDMA).
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Table 5.5 The performance summary.
Standard GSM IS-95 DECT CDMA
Technology 0.35µm CMOS
Power Supply [V] 3.0
Power Consumption [mW] 24 37 37 38
Core Area [sqmm] 0.52 1.0 1.0 0.79
(-“- one circuit [sqmm] ˜1.27)
Bandwidth [MHz] 0.27 1.25 1.762 3.84
OSR [-] 148 32 23 10
BP ∆ΣM order [-] 4 8 8 4
quantizer / feedback [bit/bit] 1/1 1/1 1/1 4/1
Signal Frequency [MHz] 60
Sampling Frequency [MHz] 80
Peak SNDR [dB] 78 75 69 48
Peak SNR [dB] 80 75 70 48
IIP31)[dBV] +30 +30 +30 -
Dynamic Range [dB] 86 82 72 50
Image rejection [dB] 70 45 45 61
Clock feedthrough level [dBr] -69 -82 -82 -77
1)calculated from HD3
quantization noise shaping. Over the DECT BW and CDMA BW the quantization
noise limits the resolutions achieved. Over the CDMA BW, the measured maximum
and average improvement of the 4b ADC compared to the 1b quantizer are 12dB and
6dB, respectively. However, the peak SNDRs differ by only 2dB and the SNDR/power
ratio of the 4-0 structure was much lower than expected. The main reason is probably
the mismatch between the 1b ∆ΣM loop filter and the digital filter.
The performance in the different standards using the best implementation based on
the single-opamp BP ∆ΣM structure is summarized in Table 5.5. In the 4-0 structure
the DSP accumulates the errors between paths, lowering the image rejection a little.
The lower image rejection in the cascaded structure can be explained by the doubled
two-path structure and by the higher loading of the clock generator, which possibly
causes more mismatch between the signal paths. The clock feedthrough level was
found to be sensitive to the PCB and different levels were measured. It is possible that
the clock feedthroughs of the 1st and 2nd stages in the cascaded structure partly cancel
each other, leading to a very low clock feedthrough level. However, the measured
clock component was always quite constant in different measurements, which means
that it can be removed using a digital DC calibration after a digital down-conversion.
A micrograph of the chip is shown in Figure 5.22.
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Figure 5.22 A micrograph of the chip (upper part the 1b/4b 4th-order and lower part the 1b
8th-order BP ∆ΣM).
5.3 Multi-Bit BP ∆ΣM
In theory, a multi-bit BP ∆ΣM achieves the same resolution with a lower sampling
frequency as a pure single-bit structure. However, in a digital IF receiver a high sam-
pling frequency has to be selected because of the clock jitter and IF filtering. This
can lead to unnecessarily high power dissipation in the BP ∆ΣM, and a solution to
the problem is to utilize a BP decimation sampler (see Section 3.3) to decrease the
sampling frequency of the BP ∆ΣM without tightening the system specifications. In
this section an implementation of the analog DT BP decimation filter, which makes
possible a lower BP ∆Σ-modulator clock frequency, is presented [7]. The designed
decimator is combined with a 2b/4b 4th-order double-sampling BP ∆Σ modulator tar-
geted for an IF receiver. The circuit can be used in an IF receiver to combine frequency
down-conversion with analog-to-digital conversion by directly sampling an input sig-
nal from an intermediate frequency of 90MHz to a digital intermediate frequency of
10MHz.
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Figure 5.23 BP decimation sampler with N=2 for double-sampling pi/2 BP ∆ΣMs.
5.3.1 BP Decimation Sampler
BP decimation by two (Figure 3.14) can be implemented by the SC network depicted
in Figure 5.23. Six separate sampling clocks are needed, because three samples are
switched to the output concurrently. The input is sampled alternately either to two
0.44pF capacitors or to one 0.62pF capacitor to store the batch of input samples re-
quired for each output sample. Three output clock signals at the fs/6 frequency select
the correct capacitor batch and generate an output data rate of fs/2. Because the deci-
mator is followed by a double-sampling circuit, the output has to be in the hold phase
all the time. The input switches are implemented using nMOS transistors and they are
driven by a bootstrap circuit (Figure 5.24). The structure is quite similar to those in
earlier implementations but now the same capacitor (C1) is used to drive all 9 gates
of the input switches. The basic clock signals of the decimation sampler are gener-
ated by a conventional clock generator, which operates with a full sampling frequency
(using the principle shown in Figure 2.25). The clock signals s1-s6 and their delayed
equivalents for the bottom plate sampling are generated by delay chains, as shown in
Figure 5.23. The output clock signals (I1-I3) at the fs/6 frequency are generated using
suitable clock signals from the full-speed clock chain of the decimator and from the
other clock generator used to produce the basic clock signals for the BP ∆Σ modula-
tor. These clock signals are at a frequency of fs/4 and hence their on-time is suitable
for I1-I3. A suitable clock signal at the fs/4 frequency is selected using SR flip-flops,
different logic gates, and CMOS switches to produce clock signals (I1-I3) at the fs/6
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frequency with a duty cycle of 1/3.
5.3.2 2b/4b 4th-order Double-Sampling BP ∆ΣM
The combined signal down-conversion and A/D conversion stage for a digital IF re-
ceiver is shown in Figure 5.25. The IF1 signal is sampled by an 80MHz sampling
frequency and the decimation stage drops the sampling frequency to 40MHz without
tightening the antialias filtering and clock jitter specifications. The ADC is realized
with a 40MHz 4th-order fs/4 double-sampling BP ∆Σ modulator, which operates at
20MHz because of the two-path structure. The resolution of the internal ADC is 4b but
only 2b are connected to the feedback, or the architecture can be called a 4-0 cascade.
Two ADCs are used to implement the separate signal paths of the DS structure. The
two-bit DACs load the amplifiers less than a 3b-4b feedback DAC and make easier to
realize a linearized DAC.
The simplified circuit schematic of the designed BP ∆Σ modulator is shown in
Figure 5.26. The resonators in the ∆Σ modulator loop filter were implemented using
the double-delay double-sampling SC resonator structure or Version III presented in
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Figure 5.26 A simplified schematic of the implemented BP ∆ΣM.
Section 4.5.3 and the amplifier was designed using the telescopic OTA topology de-
picted in Figure 5.27. This topology was selected to minimize the power dissipation of
the opamps. The input pair were implemented using pMOS transistors, even though
nMOS transistors would have an inherently larger transconductance. This way two
analog ground levels are needed, a higher one for the opamp input (Vcmi) and a lower
one for the output (Vcmo), which can also be used in the input sampling stage of the ∆Σ
modulator. If a nMOS input pair is adopted, both ground levels in the opamp are over a
mid-supply and a third ground level would be required for the input sampling because
of the nMOS switches. On the other hand, the SR requirements set a lower limit for
the opamp bias current, regardless of the input devices used, and speed requirements
at the operating frequency of 20MHz are also easily met with pMOS transistors. The
component values and ground levels used are listed in Table 5.6 and the simulated
properties of the opamp are shown in Figure 5.27.
The total input sampling capacitance is 1.5pF (in the decimator) and the 1st-stage
DACs include three 0.5pF capacitors. The reference voltage levels are selected as
±0.7V ; hence, the maximum differential input is 2VPP. The kT/C noise of the second
resonator is divided by the gain of the first resonator and therefore the DAC capaci-
tances of the second resonator are selected as 0.1pF and, furthermore, shared with the
2nd-stage sampling capacitors so as to minimize the loading of the resonators (Figure
5.28). The internal signal swings at opamp outputs are much lower in a multi-bit loop
than in a single-bit loop (see Section 2.4.2). Hence, the signal swings at the output
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Figure 5.27 The telescopic OTA used.
Table 5.6 Component dimensions in the telescopic OTA (Figure 5.27).
Transistor Dimensions Transistor Dimensions
Mp1 165/0.35 Mp1b 16.5/0.35
Mn3 110/0.7 Mn3b 11/0.7
Mn5 65/0.5 Mn5b 6.5/0.5
Mp7 125/0.35 Mp7b 12.5/0.35
Mp9 250/1.0 Mp9b 12.5/1.0
C1 0.2pF Vcmi 1.7V
C3 0.4pF Vcmo 1.0V
of the first resonator are scaled down only by a factor of 3.5, setting the integrating
capacitances to 5.25pF. The down-scaling factor is about 2/3 of the values used earlier
in single-bit circuits. Now, the gain of the second resonator has to be considered, too,
and cannot be selected freely because the multi-bit ADC has a fixed gain. The gain of
the second resonator was selected as 2/3 by using integration capacitances of 0.45pF.
The nominal voltage references of the ADC are set to a third of the DAC references to
realize the correct loop coefficients.
The clock signal generation of the decimation sampler was explained in the previ-
ous section. The clock signals for the BP ∆Σ modulator are generated using the same
methods as in the earlier circuits but now the input clock signal for the cross-coupled
clock generator is divided from the full-speed clock by four. Furthermore, the two
separate clock generators are synchronized, using a control signal from the faster cir-
cuit to track the slower one (Figure 5.29). The switches connected to a lower ground
level were implemented using nMOS transistors and the others using CMOS switches.
The 4b flash ADCs consist of similar blocks to those used earlier in a 3b flash
(Figure 5.16). The ADCs are followed by dynamic element matching circuits which
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from the other CLKG).
use a random selection dynamic element matching algorithm for the two MSBs before
the DACs. The output is selected alternately from the two signal paths and the digital
correction stage is realized in MATLAB.
5.3.3 Experimental Results
The implemented chip was packed in a 44-pin CQFP and in a 44-pin VFQFPN, which
were directly mounted on separate 2-level PCBs. The results were mostly measured
using the VFQFPN package and the measurement setup was similar to that used for
the earlier measurements. A 90MHz input signal was low-pass filtered by a 100MHz
LP filter and an 80MHz clock signal from a crystal oscillator was used as a reference
signal for the RFG to reduce the phase noise of the input signal. A 32768 FFT was
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performed for the 4b output data.
The decimator was measured using an input signal with a frequency offset of
35kHz from the IF1 frequency of 90MHz and an interferer signal at the frequencies
from 42-58MHz. The frequency response of the decimator is plotted in Figure 5.30 by
comparing the signal and interferer level at the BP ∆ΣM output. We can see that the
measured frequency response is almost ideal and the attenuation achieved within the
3.84MHz bandwidth is over 22dB. Hence, the aliasing noise due to decimation by two
does not tighten the passive IF filtering requirements. The possible interferer signals
near the 30, 50, 110, and 130MHz frequencies, which alias over the GSM signal band,
are attenuated over 32dB. Noise and interferers at frequencies around 110MHz are the
main target when a 90MHz IF signal is adopted, because this frequency band is least
attenuated by the IF filter.
The measured output spectrum of the 40MHz DS 2b/4b 4th-order BP ∆Σ modula-
tor merged with the 80MHz BP decimation sampler is shown in Figures 5.31a-d. The
third harmonic is 60dB below the signal level (Figure 5.31c), the image signal 52dB,
and the clock feedthrough component 39dB below the signal level (Figure 5.31d). The
noise floor is about 70dB below the signal level, which is roughly 20dB too high. The
reason is probably the internal 4b flash ADC, which does not work correctly. There
is quite a large DC component in the BP ∆Σ modulator loop, caused by the internal
ADC, which wastes part of the loop dynamic range. Therefore, the ADC references
have to be set in such a way that mainly only the LSBs of the 2b DAC are used and
the loop operates poorly, like a single-bit structure. Because of this the internal signal
swings at the outputs of the opamps increase and the opamp biasing point has to be
tuned considerably from the nominal value. Hence, the characteristics of the opamps
are altered, which degrades the performance of the resonators and again increases the
noise floor. The measured SNDR curves are plotted in Figure 5.32 but the measure-
ment results are 10-20dB worse than expected. The degradation is larger with high
OSRs (˜20dB) than with lower OSRs (˜10dB). Because of the high noise floor, the
operation of the RDA DEM cannot be measured, or its effect is not visible.
Still, the performance is listed in Table 5.7 and a microphotograph of the circuit
is shown in Figure 5.33. The measured power dissipation is 22mW, of which 52% is
consumed by the analog parts, 31% by the digital cells, and the remaining 17% by
the clock buffers. The current of the ADC and opamps was roughly doubled from the
nominal values used in the simulations and hence a target power dissipation of about
16mW was largely exceeded.
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Figure 5.30 Measured frequency response of the BP decimation filter. Measured by com-
paring interference at frequencies of 42-58MHz to a signal at 90.035MHz, fs = 80MHz ⇒
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Table 5.7 Performance summary of the incomplete circuit.
Technology 0.35µm CMOS
Power Supply 3.0V
Power Consumption 22mW
Core Area 1.25sqmm
ADC / DAC 4b / 2b
OSR 74 / 5
Signal Frequency 90MHz
Sampling Frequency 80MHz
Operating frequency 20 / 40MHz
Bandwidth 270kHz / 3.84MHz
Peak SNDR 57dB / 38dB
Peak SNR 65dB / 38dB
Dynamic Range 60dB / 32dB
Image rejection 52dB
Clock feedthrough level -46dBr
Figure 5.33 A chip microphotograph.
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Table 5.8 Peak SNRs of the structures over different BWs ( fs=80MHz, a sinusoidal input signal
offset 35kHz from IF).
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Res. Ver. I II II II III
P. Dis.[mW] 56 24 38 37
GSM 0.27 148 SNR [dB]/ 1)
20 80 80 75 78 10 66
60 80 80 71 78 70 63
100 80 74 64 76 90 65
IS-95 1.25 32
20 63 63 68 76 10 47
60 63 64 68 75 70 50
100 63 59 62 75 90 46
DECT 1.762 23
20 56 58 62 70 10 48
60 58 56 63 70 70 43
100 56 56 60 70 90 42
WCDMA 3.84 10
20 39 40 55 41 10 35
60 41 43 48 40 70 35
100 42 38 48 42 90 38
1)Decimation by two, OSR′ = OSR/2 (incomplete performance).
5.4 Summary
The measurement results of the first circuit indicate a very high level of image rejec-
tion, even though the resonator employs two signal paths. Furthermore, the leakage
component at fs/4 is also low and independent of the signal, which means that it
can be digitally corrected after the second down-conversion. The BP ∆Σ modulator
provides a peak SNR of 80dB for 270kHz for an input signal sampled directly from
100MHz.
In the second circuit the power dissipation is reduced by 57%, compared to the
first one, by using a single-opamp 4th-order BP ∆ΣM structure and by careful circuit
design. However, the clock jitter noise decreases the performance with high OSRs
more than in the first circuit and a peak SNR of 80dB (GSM) is achieved for an input
signal of 60MHz instead of 100MHz. It was found out that the clock jitter generated
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in the internal clock circuit dominates the noise floor. The jitter may be reduced
by adding more digital supply pins because the rather complicated clock generator,
together with other digital gates on the chip, causes large peak currents.
Two cascade BP ∆Σ modulators were implemented to study the more effective
quantization noise shaping with lower OSRs. One has 4b ADC combined with a
single-opamp 4th-order BP ∆ΣM. With the 4-0 architecture the highest benefit is
achieved over a wide WCDMA bandwidth but with higher OSRs the resolution is low
because the noise floor at the notch frequency rises compared to the pure 1b architec-
ture. However, the overall performance with 38mW power dissipation is worse than
expected. The main reason is probably the mismatch between the 1b ∆ΣM loop filter
and the digital filter. The other cascade architecture (4-4) consists of two single-opamp
4th-order BP ∆ΣM stages. High dynamic ranges and SNDRs were achieved over the
IS-95 (82dB/75dB) and DECT (72dB/69dB) bandwidths with 60MHz IF. The analog
imperfections decrease the performance of the cascade BP ∆ΣM and for WCDMA
the OSR is so low that no improvement compared to the 4th-order is achieved by the
higher-order loop filter. For GSM the cascade is over-designed, because the resolution
with high OSRs is limited by the clock jitter.
A multi-mode mobile phone operating in the GSM, IS-95, cdma2000, and WCDMA
systems would make possible a large covering area in both 2G and 3G networks. Op-
eration in the DECT standard would increase usability at home, where the low-cost
landline network is usable. If the implemented BP ∆ΣMs are used in this kind of multi-
mode digital IF receiver, the most power-efficient choice is to use the 1b 8th-order
(4-4) BP ∆Σ modulator for the DECT and IS-95 modes. In the GSM and WCDMA
modes the 2nd stage can be set to power-down, reducing the power dissipation by
35%. The low resolution in the WCDMA mode can be compensated with a passive IF
filter.
The last implemented circuit indicates the potential of the BP decimation sampler
to reduce the operating frequency of the BP ∆Σ modulator without affecting the system
specifications. The 2b/4b BP ∆Σ modulator does not work as expected and hence the
measured performance was much worse, and power dissipation larger, than simulated.
The SNRs achieved by different structures in all the standards mentioned earlier
are collected in Table 5.8, even if the architectures have not been designed for using in
each mode. However, the table shows how the OSR and frequency of the input signal
affect the performance.
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Chapter 6
Benchmark
In this chapter, published ∆Σ modulators targeted at IF digitization are compared. A
direct comparison of implemented BP ∆Σ modulators may not lead to an objective and
faithful result but, nevertheless, it gives a rough estimate of circuit competence. There
are several ways to compare ADCs and one is to calculate different figures of merit
(FOMs) [1], which try simultaneously to observe a number of performance parameters
(Section 2.1.4). A FOM is given by
FOM1 =
4kT ·DR ·BW
P
, (6.1)
where DR is the dynamic range (power as absolute value), BW the signal bandwidth
[Hz], and P the power dissipation [W]. If the DR is replaced by the SNDR (as absolute
value) the linearity performance is also considered and we have
FOM2 =
4kT ·SNDR ·BW
P
. (6.2)
Equations (6.1) and (6.2) do not take into account technology, power supply, core
area, image level, sampling frequency, or signal frequency, which can be important
properties in some applications. For example, in a digital IF receiver the input signal
(IF) frequency is of significant importance, as is the sampling frequency.
The first monolithic discrete-time BP ∆Σ modulator was published in May 1992
[2] [3] and the second BP ∆Σ modulator, a monolithic continuous-time architecture, a
little later, in June 1992 [4] [5]. Since the year 1992 there have been several publica-
tions of BP ∆Σ modulators and the following sections aim to perform a comprehensive
comparison of the circuits. First, an inspection is carried out for DT BP ∆Σ modula-
tors which have been published in well-known journals or at conferences. After that,
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Table 6.1 A comparison of 2nd-order DT BP ∆Σ modulators.
Reference [6] [7] [8] [9] [10] [11]
Year 2002 2001 1997 1996 1996 1995
Technology [µm CMOS] 0.18 / 0.35 0.35 0.5 1.2 Bi 0.8 Bi 0.8 Bi
Power Supply [V] 1.8 / 3.3 1.0 1.0 5 5 5
ADC / DAC [bits] 5 / 5 1 / 1 1 / 1 1 / 1 1 / 1 1 / 1
Resonator BPF BPF LDI DD BPF (DD) FE&LDI
Structure 1-stage 2-path 1-stage 1-stage 1-stage 1-stage
Power Consumption [mW] 75 12 0.24 30 350 60
Core Area [sqmm] 1.0 1.3 1.5 0.84 0.51 -
OSR 2058 / 93 107 45 107 125 107
Signal Frequency [MHz] 10.7 10.7 0.4 10.7 62.5 10.7
Sampling Frequency [MHz] 37.05 42.8 1.8 42.8 250 42.8
Bandwidth [MHz] 0.009 / 0.2 0.2 0.02 0.2 1.0 0.2
SFDR [dB] - 42 - - - -
Peak SNDR [dB] 80 / 67 42 - - - -
Peak SNR [dB] - - 42 46 ˜42 57
Dynamic Range [dB] 95 / 80 ˜57 45 - ˜43 ˜60
Image rejection [dB] - 42 - - - -
FOM1 10−6 6.1 / 4.3 0.135 0.04 - 0.0009 0.054
FOM2 10−6 0.2 / 0.2 0.004 < 0.02 <0.004 < 0.0007 <0.027
CT BP ∆Σ modulators are listed in order to obtain references for comparison. LP ∆Σ
modulators can also be used for direct IF digitization, and circuits of this kind are dealt
with next in order to achieve a fair comparison between different solutions. Finally,
the different approaches are compared. It is worth mentioning that the power dissipa-
tion figures and FOMs listed do not include the power consumption of the decimation
filter which is needed.
6.1 Discrete-Time BP ∆ΣMs
There are several published DT BP ∆ΣMs and in the following study they are classified
into 2nd- (Table 6.1), 4th- (Tables 6.2 and 6.3), and higher-order (Table 6.4) structures.
Most 2nd-order BP ∆ΣMs are designed for an FM radio with an input signal frequency
(IF) of 10.7MHz and they are, in that sense, comparable (Table 6.1). However, only
two circuits [6] [7] are implemented with a 0.35µm technology. The circuit [7] is a
low-voltage implementation and the circuit [6] is a solus multi-bit structure. A bipolar
implementation [10] is designed to convert a 1MHz signal band around a 62.5MHz
IF with a sampling frequency of 250MHz, but the approach led to very high power
dissipation. Only Circuit [6] gives appropriate FOMs; even the power dissipation is
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quite high as a result of the high capacitive load of the 5b ADC.
Most DT BP ∆ΣMs have a 4th-order loop filter (Tables 6.2 and 6.3). There are
implementations for very different signal frequencies (455kHz-100MHz) with sam-
pling frequencies between 2-80MHz1. Only in one circuit [20] is a MASH topology
selected. The multi-bit quantizer used reduces the leakage noise of the first cascade
stage, leading to moderate FOMs. The circuits listed are designed for narrow band-
widths (mainly 30kHz or ˜200kHz), except Circuit [12], which achieves an SNDR
of 47dB over the 1.25MHz bandwidth. The performance is low because of the poor
SC resonators. The DT BP ∆ΣMs presented in this book [19] [21] have considerably
higher FOMs (270kHz bandwidth) than the other published circuits. Furthermore,
high signal frequencies of 60 and 100MHz are used. The results over the 3.84MHz
bandwidth are also listed, but then the FOMs achieved are low. A 1b ∆ΣM with an
OSR of only 10 does not lead to an effective result. It is hard to increase the sampling
frequency and therefore a pure multi-bit structure may be a better choice. However,
wide-bandwidth A/D conversion with high performance consumes a lot of power, re-
gardless of the technique adopted. It seems that Equations (6.1) and (6.2) emphasize
the DR or SNDR achieved but that the signal bandwidth is underrated.
Using a high-order loop filter the OSR can be decreased (Table 6.4). If only quan-
tization noise is considered, this makes possible a lower sampling frequency [28] [30]
for narrow-band applications (GSM) or a larger signal bandwidth [24] [27] [29] for
wide-band systems (IS-95, DECT, WCDMA). Both the single-loop and MASH ar-
chitectures are adopted, but no direct conclusion as to their superiority can be drawn.
The implemented 1b 8th-order BP ∆ΣM [24] has the highest FOMs with an OSR of
32. Actually, Circuits [25], [27], and [29] can be classified as LP-type ∆Σ modula-
tors rather than to BP ∆Σ-modulators because they consist of front-end mixers and LP
∆Σ-modulators. In these structures the simplicity of signal demodulation at the fs/4
frequency is utilized by performing a multiplication by (1,-1) in the analog domain,
thus making possible the use of LP ∆Σ modulators for separate I and Q branches.
The performance plots of the published DT BP ∆Σ modulators are depicted in
Figure 6.1. In each subplot the circuits with a higher performance are in the upper part
of the figure and the faster circuits are on the right-hand side. Hence, the circuits in
the right upper corner have the highest capacity. We can see that the circuits presented
in this book are state-of-the-art BP ∆Σ modulators. The two ’o’ marks in the right
lower corner show the capability of the circuits to convert a 3.84MHz WCDMA signal
bandwidth. Because the circuits have been optimized to the narrow-bandwidth GSM
mode, the comparison result is moderate in this wide-band mode. From Figure 6.1
1Effective fs = 160MHz in [12] and 109.9MHz in [23] using DS structure.
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Table 6.2 1/2 a comparison of 4th-order DT BP ∆Σ modulators, 1993-1998.
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Table 6.4 A comparison of 6th- and 8th-order DT BP ∆Σ modulators (∗)in this book).
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Figure 6.1 Data plots of the DT BP ∆Σ modulators (’∇’=Table 6.1, ’x’=Table 6.2 or 6.3,
’+’=Table 6.4, ’o’=circuit of this book).
we also observe that there are both 4th-order and higher-order high-performance DT
BP ∆Σ modulators. It is worth mentioning the fact that almost all the circuits are pure
single-bit architectures and an entirely multi-bit topology has only been adopted in a
few circuits [6] [20].
6.2 Continuous-Time BP ∆ΣMs
During the last five years CT BP ∆Σ modulators have been assiduously researched.
Published 2nd-order CT BP ∆ΣMs are listed in Table 6.5 and they differ in many
senses. One circuit [37] is implemented with HBT technology and operates with a
4GHz sampling frequency; another [31] is implemented with 0.18µm CMOS technol-
ogy and uses a sampling frequency of 20MHz. The power dissipation of these circuits
differs hugely, or by 1.398W. Actually, just these two circuits have moderate FOMs
and the results are of the same order as the FOMs calculated for 2nd-order DT BP
∆ΣMs. Most circuits employ an RC or gmC technique and a monolithic inductor is
adopted in only one circuit [35].
CT BP ∆Σ modulators with a 4th- or 6th-order loop filter are listed in Table 6.6.
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Table 6.5 A comparison of 2nd-order CT BP ∆Σ modulators.
Reference [31] [32] [33] [34] [35] [36] [37]
Year 2002 2002 2001 2000 1998 1997 1997
Technology [µm CMOS] 0.18 0.65 Bi 1.5 0.5 0.5 Bi 0.8 Bi HBT 80G
Power Supply [V] 1.8 2.7 1.2 2.5 5.0 5.0 -
ADC / DAC [bits] 4 / 4 1 / 1 1 / 1 1 / 1 1 / 1 1 / 1 1 / 1
Structure RC RC RC gmC LC gmC gmC
MFB FF+MFB BPF MFB BPF BPF BPF
Power Consumption [mW] 1.75 22 2.1 39 135 - 1400
Core Area [sqmm] 0.36 6.0 2.9 0.36 0.63 - 0.56
OSR 10 50 100 700 9500 500 5464 / 32
Signal Frequency [MHz] 2.0 1.0 1.0 70 950 50 55.5
Sampling Frequency [MHz] 20 100 4.0 280 3800 200 4000
Bandwidth [MHz] 1.0 1.0 0.02 0.2 0.2 0.2 0.366 / 62.6
SFDR [dB] - 40 - - - - -
Peak SNDR [dB] 51 56 45 42 ˜49 - 92 / 44
Peak SNR [dB] 51 - - - 57 46 92 / 44
Dynamic Range [dB] 53 ˜60 40 ˜40 ˜60 ˜45 ˜80 / ˜48
Image rejection [dB] - 40 - - - - -
FOM1 10−6 1.8 0.7 0.002 0.0008 0.024 - 0.42 / 0.05
FOM2 10−6 1.2 0.3 0.005 0.0013 0.002 - 6.7 / 0.02
Circuit [41] has a high dynamic range over a very narrow (9kHz) bandwidth and the re-
sult has been achieved without external components. The best result has been obtained
by combining the advantages of the LC loop, RC technique, and SC technique [38].
The LC loop does not consume any power and a very accurate resonator is imple-
mented using an external inductor and a trimmed capacitor array. The performance of
the RC resonator is high enough to implement the second resonator with a low current
consumption. However, a programmable capacitor array is required to tune the RC
resonator. The last resonator stage utilizes a high Q-value and an accurate SC res-
onator notch frequency. The calculated FOM1 is higher than that achieved with DT
BP ∆Σ modulators. However, a direct comparison is not fair because of the external
inductor used.
6.3 LP ∆ΣMs for IF Digitization
High-performance LP ∆ΣMs are inherently easier to design and implement than BP
∆ΣMs. This results from the difficulty of designing a monolithic resonator with a high
Q-value and accurate resonance frequency, which is the main consideration in this
book. From the system aspect of radio receivers, direct IF digitization is an attractive
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Table 6.6 A comparison of 4th- and 6th-order CT BP ∆Σ modulators.
Reference [38] [39] [40] [41] [5]
Year 2002 2000 1999 1999 1993
Technology [µm CMOS] 0.35 Bi SiGe Bi 0.35 0.5 1.2 Bi1)
Power Supply [V] 3.1 3.0 2.7 / 3.3 3.3 / 5.0 9.0
ADC / DAC [bits] 3 / 3 1 / 1 1 / 1 1 / 1 1 / 1
Order 6 4 4 6 4
Structure LC+RC+SC gmC LC+SC(LP) RC LC
external L BPF external L FF external LC
Power Consumption [mW] 50 64 330 60 1350
Core Area [sqmm] 5.0 0.52 3.2 0.36 35+101)
OSR 48 2000 / 203 1000 2222 / 100 65
Signal Frequency [MHz] 4.0 200 100 10.7 6.5
Sampling Frequency [MHz] 32 800 400 40 26
Bandwidth [MHz] 0.333 0.2 / 1.97 0.2 0.009 / 0.2 0.2
SFDR [dB] - - 50 - -
Peak SNDR [dB] - - 45 76 / 64 -
Peak SNR [dB] 77 68 / 58 54 - 55
Dynamic Range [dB] 90 ˜66 / ˜56 49 81 / 67 -
Image rejection [dB] - - 50 - -
FOM1 10−6 107.7 0.20 / 0.20 0.0008 0.3 / 0.3 -
FOM2 10−6 < 5.4 <0.3 / <0.3 0.0003 0.1 / 0.1 <0.0008
1)1.2µm BiCMOS analog/digital array
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Table 6.7 A comparison of LP ∆Σ modulators for IF digitization.
Reference [42] [43] [44] [45] [46]
Year 2001 2000 2000 1999 1997
Technology [µm CMOS] 0.35 Bi 0.35 0.25 0.8 Bi 1.2
Power Supply [V] 2.7 2.5 2.5 5.0 3.3
ADC / DAC [bits] 1 / 1 1 / 1 1 / 1 1 / 1 1 / 1
Order 2 4 2 x 5 2 2
Type DT CT CT CT CT
SC RC+gmC RC+gmC passive passive
Structure sampler mixer mixer 2x 2x
+2xLP +2xLP +2xLP (mixer+LP) (mixer+LP)
MFB FF FF LPF LPF
Power Consumption [mW] 2 x 22 2 x 1.8 8.0 2 x 18 2 x 0.25
Core Area [sqmm] 2 x 0.42 0.2 0.55 1.5 2 x 0.4
OSR 250 65 2341 / 105 500 250
Signal (IF) Frequency [MHz] 50 13 10.7 400 10
Sampling Frequency [MHz] 50 13 21.07 20 10
Bandwidth [MHz] 2 x 0.1 2 x 0.1 0.009 / 0.2 2 x 0.02 2 x 0.02
SFDR [dB] - - - - -
Peak SNDR [dB] - - - 66 67
Peak SNR [dB] 81 82 94 / 79 - -
Dynamic Range [dB] 88 82 97 / 82 72 78
Image rejection [dB] - - 49 - -
FOM1 10−6 46.4 142 91 / 64 0.28 81.6
FOM2 10−6 - - - 0.07 6.5
choice and hence, a good deal of research has also been conducted to determine the
suitability of LP ∆ΣMs for an IF-sampling receiver (Table 6.7). Table 6.7 lists the
LP ∆ΣMs which convert an IF signal directly to the I and Q-paths at the baseband.
Earlier, in Table 6.4, three equivalents for BP ∆ΣMs which consist of LP ∆ΣMs were
listed [25] [27] [29]. Measurements of both the I and Q-branches and the image re-
jection level achieved have been presented only in [44] though all the circuits listed
in Table 6.7 aim at the digitization of a complex IF signal. One circuit [42] has been
implemented with the SC technique and the others are continuous-time implementa-
tions. The signal frequencies (IFs) used vary from 10MHz up to as much as 400MHz
in [45], but the circuits with a lower IF have considerably higher FOMs. If the circuits
are compared using only the calculated FOMs the continuous-time implementations
seem to be an optimum choice. However, they were measured using lower input signal
frequencies than the 50MHz used in the discrete-time implementation in [42]. Hence,
the clock jitter and RF front-end requirements can differ greatly between different
approaches.
6.4 Summary 155
106 107 108
101
102
Input freq. (IF) [Hz]
FO
M
1 
[10
−
6 ]
104 105 106
101
102
Bandwidth [Hz]
FO
M
1 
[10
−
6 ]
Figure 6.2 Data plots of the highest performance ∆ΣMs for IF digitization (’o’=circuit of this
book).
6.4 Summary
In this chapter, three different approaches to direct IF digitization were listed in tables
using different performance parameters. The first method employed to perform the
∆Σ modulation of complex signals was the utilization of BP ∆Σ modulators using res-
onators. The method is adopted in this book using discrete-time SC resonators, even if
continuous-time circuits have also been studied in many publications. To avoid diffi-
culties in designing a high-quality resonator, two LP ∆ΣMs with a simple mixer stage
can be used to replace a BP ∆ΣM if a digital intermediate frequency of fs/4 or 3 fs/4
has been adopted [25] [27] [29]. The second way to use LP ∆ΣMs is to convert I and
Q signals directly to DC and perform the AD conversion at the baseband. Depending
on the architecture selected, the first IF may be fixed to the sampling frequency of the
LP ∆ΣMs [42] or can be freely selected [43].
Figure 6.2 shows the highest FOM1 values calculated in Tables 6.1-6.7. Some LP
∆ΣM implementations and a CT BP ∆ΣM [38] exploiting an external inductor have
slightly higher FOM1 values than the discrete-time SC BP ∆ΣMs studied in this book.
However, when the input signal frequency is considered or the converted bandwidth
is emphasized, the highest-capacity IF digitizers are some of the BP ∆ΣMs presented
in this book (Figure 6.2).
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Chapter 7
Conclusions
In this thesis, bandpass ∆Σ modulators and their suitability for IF digitization have
been studied. Utilization of the digital IF receiver architecture is a method to move the
analog-digital boundary to higher frequencies. This is a desirable property, because it
makes easier the implementation of the required multi-mode functions. Furthermore,
the development of IC technologies is easier and faster to exploit in digital circuits
than in their analog counterparts. However, the transition from analog to digital func-
tions also has to be feasible in the sense of power dissipation and not solely in terms
of increased flexibility. Therefore, at first it may be reasonable to divide some func-
tions between the analog and digital sides instead of adopting a fully digital approach.
For example, in this work the conversion of narrow-band signals (GSM) with a high
resolution is pursued, but the channel selection of wide-band systems (WCDMA) is
mainly performed with a passive IF filter.
The SC resonators published earlier have some limitations and a new double-delay
SC resonator has been designed to solve the main problems. The operation of all three
of the designed evolution versions has been ascertained by the implementation of a
BP ∆Σ modulator. The measured performance of the implemented BP ∆Σ modula-
tors compares well even to their published LP equivalents. Multi-mode functionality
has also been added to the A/D conversion by using a cascade BP ∆Σ modulator in
modes in which a high resolution is required over a wide bandwidth (IS-95). The
LP decimation principle has been expanded to a BP decimation sampler to reduce the
power dissipation of a BP ∆Σ modulator without tightening IF filtering or clock jitter
requirements. The feasibility of the method has been tested by measurements.
The measurements verify the possibility of performing a high-resolution A/D con-
version directly from a fairly high intermediate frequency with a reasonable power
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dissipation. However, the total current consumption of the channel selection, includ-
ing the digital part, has not been verified with measurements. Another challenging
task is to generate the required low-jitter clock signal by means of an on-chip clock
generator. In fact, the clock jitter seems to set a fundamental limit to the input signal
frequency because of the high oversampling rate that is needed. The achieved res-
olution (˜13b) over the GSM bandwidth may not be adequate for a final product, or
at least the specifications of the automatic gain control and IF filtering will be very
stringent. Therefore, in the GSM mode the resolution should be further improved by
about 6dB. In the WCDMA mode the resolution is adequate for signal detection but
the extra resolution would relieve the requirements of the passive channel filter.
In the near future the digital IF receiver can be an alternative to the direct conver-
sion receiver in the implementation of multi-mode mobile phone receivers. It is not
reasonable to keep any architecture as a sole alternative but other possibilities have
to be researched when the technology evolves. Regardless of the radio architecture
selected, the common target is to increase the digital signal processing as it is a cost-
effective way.
Appendix A
Ideal In-Band Noise Power
The ideal noise transfer function (NTF) of the 2N-order fs/4 BP ∆Σ modulator is
NT F(z) =
(
1 + z−2
)N
. (A.1)
The noise power spectral density (NPSD) at the modulator output is{
NPSD( f ) = Nq
[
NT F(z)∗NT F(z−1)]
z = exp
(
j2pi
fs f
) (A.2)
⇒ NPSD( f ) = 2N ·Nq
[
1 + cos
(
4pi
fs f
)]N
. (A.3)
To calculate the in-band noise power (n20) the NPSD has to be integrated over the
passband
n20 =
∫ f2
f1
NPSD( f )d f , (A.4)
where fBW = f2− f1 is the band of interest. By substituting Equation (A.3) into Equa-
tion (A.4) we have
n20 = 2N ·Nq
∫ f2
f1
[
1 + cos
(
4pi
fs f
)]N
d f
= 22N ·Nq
∫ f2
f1 sin
2N
(
pi
2 − 2pifs f
)
d f
, (A.5)
which is approximately
n20 ≈ 22N ·Nq
∫ f2
f1
(
pi
2
− 2pifs f
)2N
d f . (A.6)
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Figure A.1 The quantization step.
Assuming that the band of interest is around pi/2 we obtain
n20 ≈
pi2N
2N + 1
e2rms
OSR(2N+1)
, (A.7)
where the OSR is the oversampling rate ( fs/2 fBW ).
If the internal ADC of the ∆ΣM is not overloaded the quantization error is
en ∈
[
−∆
2
,
∆
2
]
, (A.8)
where ∆ is the quantization step (Figure A.1). According to Figure A.1 the maximum
input signal amplitude of the quantizer (AQmax) is
AQmax =
1
2
(R−1)∆, (A.9)
where R is the number of quantization levels. If the ADC has B bits we have
R = 2B. (A.10)
Using Equation (A.7) we may write the theoretical maximum DR for a sinusoidal
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input signal as
DR≈ 10log10

(
AQmax√
2
)2
∆2
12
(2N+1)OSR(2N+1)
pi2N

= 10log10
(
3
2 (2
B−1)2 (2N+1)OSR(2N+1)
pi2N
) . (A.11)
Equation (A.11) also gives theoretical SQNR if a 1-bit quantizer is utilized or
B=1 because the largest sine wave that the ∆Σ modulator will accommodate with-
out saturating has peak values of ∆/2 [1]. By adding more bits to the quantizer the
quantization noise is reduced by 6.02dB per added bit and we may write
SQNRmax ≈ 10log10
(
3
2
(2N + 1)OSR(2N+1)
pi2N
)
+ 6.02 · (B−1). (A.12)
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Appendix B
Nonideal In-Band Noise Power
If we assume a basic single-loop BP ∆Σ modulator structure (Figure 2.7) and eliminate
the possible poles of the noise transfer function, the NTF of the 2N-order BP ∆Σ
modulator is
NT F(z) =
(
1− p1z−1 + p2z−2
)N
, (B.1)
where p1 (ideally zero) and p2 (ideally one) for pi/2-resonator describe the effects of
the nonidealities.
The noise power spectral density (NPSD) at the BP ∆Σ modulator output is
NPSD( f ) = Nq
[
(1 + p21 + p22)−2p1(1 + p2)cos
(
2pi f
fs
)
+ 2p2cos
(
4pi f
fs
)]N
.
(B.2)
It is reasonable to calculate the in-band noise power for a 4th-order(N=2) modula-
tor for simplicity. Assuming that the band of interest is around pi/2, and using Equation
(A.4), we get
n20 = Nq fs
[
k1
OSR
− k2
pi
sin
( pi
OSR
)
+
k3
pi
sin
(
2pi
OSR
)]
, (B.3)
where 
k1 = 0.5 + 2p21 + 2p22 + 2p21 p2 + 2p21 p22 + 0.5p41 + 0.5p42
k2 = p21 + 4p21 p2 + p21 p22 + 2p2 + 2p32
k3 = 0.5p22
. (B.4)
The result can be approximated in a polynomial form as
n20 ≈ Nq fs
[
h1
OSR
+
h2pi2
OSR3
+
h3pi4
OSR5
]
, (B.5)
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where 
h1 = k1− k2 + 2k3
h2 = 16 (k2−8k3)
h3 = 1120 (32k3− k2)
. (B.6)
In a cascaded ∆Σ modulator the transfer function of the leakage noise power (Hle)
depends on the match between the digital (Hd) and analog (Ha) transfer functions and
hence we obtain
Hle(z) = Ha(z)−Hd(z)
=
(
1− p1z−1 + p2z−2
)N− (1 + z−2)N . (B.7)
If the first stage is a 4th-order BP ∆Σ modulator (N=2) we have
Hle(z) =−2p1z−1 +(2p2 + p21−2)z−2−2p1 p2z−3 +(p22−1)z−4. (B.8)
The leakage power at the signal band is
n20le = e
2
rms1
(
a
OSR
− 2b
pi
sin
( pi
OSR
))
, (B.9)
where e2rms1 is the quantization noise power of the first stage and{
a = 4p21(1 + p22)+(p22−1)2 +(2p2 + p21−2)2
b = 2− p21 +(4p21−2)p2 +(p21−2)p22 + 2p32
. (B.10)
In a polynomial form we can approximate
n20le ≈ e2rms1
(
c
OSR
+
pi2
3
b
OSR3
)
, (B.11)
where
c =−3 + 2p21(3 + p22)−2p2(4p21−2)+ 2p22−4p32 + p42 +(2p2 + p21−2)2. (B.12)
Appendix C
Amplifier Equivalent Load
A typical loading situation of amplifiers in switched-capacitor ∆Σ modulators is shown
in Figure C.1. To the input are connected a sampling capacitor (Cs), a feedback loop
DAC-capacitor (Cdac), and, further, the amplifier input parasitic (Cpi) increases the
total capacitive load (Cin) at the input. The total capacitive load between output node
and ground (Cout ) consists of the bottom plate parasitics (Cbb) of all the capacitors
connected to the output node, the output parasitics and common-mode feedback load
of the amplifier (Cpo), and the load of the next stage (Cload). The next stage is another
integrator/resonator or an ADC. The integration capacitor (Ci) closes the loop.
When a folded-cascode or a telescopic-cascode opamp is used the unity-gain band-
width is given by
ωu =
gm
CL
, (C.1)
where gm is the transconductance of the opamp and CL the load seen at the opamp
output. The -3dB frequency of the closed-loop amplifier depends on the unity-gain
bandwidth and on the feedback factor (β) given by
β = Ci
Cin +Ci
. (C.2)
From Figure C.1b the load of the closed loop amplifier is
CL = Cout +
CinCi
Cin +Ci
. (C.3)
Hence, we obtain
ω−3dB = βωu = βgmCL =
gm
Ceq
, (C.4)
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Figure C.1 a) Typical amplifier loading in ∆Σ modulators and b) equivalent circuit.
where Ceq is the equivalent capacitive load of the opamp in the feedback configuration,
or
Ceq = Cin +Cout +
CinCout
Ci
. (C.5)
During linear settling the settling time constant of the amplifier is given by
τ =
1
ω−3dB
=
Ceq
gm
. (C.6)
